 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TMS320VC5507 датащи(PDF) 40 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5507 датащи(HTML) 40 Page - Texas Instruments |
|
|
40 / 108 page  SM320VC5507-EP SPRS613 – SEPTEMBER 2009 www.ti.com The USB clock generation and the PLL switching scheme are discussed in detail in the TMS320VC5507/5509 DSP Universal Serial Bus (USB) Module Reference Guide (literature number SPRU596) and in the Using the USB APLL on the TMS320VC5507/5509A Application Report (literature number SPRA997). 3.10 Memory-Mapped Registers The 5507 has 78 memory-mapped CPU registers that are mapped in data memory space address 0h to 4Fh. Table 3-19 provides a list of the CPU memory-mapped registers (MMRs) available. Table 3-19. CPU Memory-Mapped Registers WORD ADDRESS REGISTER DESCRIPTION BIT FIELD (HEX) IER0 00 Interrupt enable register 0 [15 −0] IFR0 01 Interrupt flag register 0 [15 −0] ST0_55 02 Status register 0 for C55x [15 −0] ST1_55 03 Status register 1 for C55x [15 −0] ST3_55 04 Status register 3 for C55x [15 −0] − 05 Reserved [15 −0] ST0 06 Status register ST0 [15 −0] ST1 07 Status register ST1 [15 −0] AC0L 08 Accumulator 0 [15 −0] AC0H 09 [31 −16] AC0G 0A [39 −32] AC1L 0B Accumulator 1 [15 −0] AC1H 0C [31 −16] AC1G 0D [39 −32] T3 0E Temporary register [15 −0] TRN0 0F Transition register [15 −0] AR0 10 Auxiliary register 0 [15 −0] AR1 11 Auxiliary register 1 [15 −0] AR2 12 Auxiliary register 2 [15 −0] AR3 13 Auxiliary register 3 [15 −0] AR4 14 Auxiliary register 4 [15 −0] AR5 15 Auxiliary register 5 [15 −0] AR6 16 Auxiliary register 6 [15 −0] AR7 17 Auxiliary register 7 [15 −0] SP 18 Stack pointer register [15 −0] BK03 19 Circular buffer size register [15 −0] BRC0 1A Block repeat counter [15 −0] RSA0L 1B Block repeat start address [15 −0] REA0L 1C Block repeat end address [15 −0] PMST 1D Processor mode status register [15 −0] XPC 1E Program counter extension register [7 −0] – 1F Reserved [15 −0] T0 20 Temporary data register 0 [15 −0] T1 21 Temporary data register 1 [15 −0] T2 22 Temporary data register 2 [15 −0] T3 23 Temporary data register 3 [15 −0] AC2L 24 Accumulator 2 [15 −0] 40 Functional Overview Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): SM320VC5507-EP |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
