| поискавой системы для электроныых деталей |
|
TMS320VC5507 датащи(PDF) 31 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5507 датащи(HTML) 31 Page - Texas Instruments |
|
31 / 108 page ![]() SM320VC5507-EP www.ti.com SPRS613 – SEPTEMBER 2009 Table 3-6. SM320VC5507 Parallel Port Signal Routing PIN SIGNAL DATA EMIF (00) (1) FULL EMIF (01) (1) NON-MULTIPLEX HPI (10) (1) MULTIPLEX HPI (11) (1) ADDRESS BUS A’[0] N/A EMIF.A[0] N/A N/A A[0] GPIO.A[0] N/A HPI.HA[0] GPIO.A[0] A[13:1] GPIO.A[13:1] EMIF.A[13:1] HPI.HA[13:1] GPIO.A[13:1] A[15:14] GPIO.A[15:14] EMIF.A[15:14] N/A GPIO.A[15:14] A[20:16](2) N/A EMIF.A[20:16] N/A N/A DATA BUS D[15:0] EMIF.D[15:0] EMIF.D[15:0] HPI.HD[15:0] HPI.HD[15:0] CONTROL BUS C0 EMIF.ARE EMIF.ARE GPIO8 GPIO8 C1 EMIF.AOE EMIF.AOE HPI.HINT HPI.HINT C2 EMIF.AWE EMIF.AWE HPI.HR/W HPI.HR/W C3 EMIF.ARDY EMIF.ARDY HPI.HRDY HPI.HRDY C4 EMIF.CE0 EMIF.CE0 GPIO9 GPIO9 C5 EMIF.CE1 EMIF.CE1 GPIO10 GPIO10 C6 EMIF.CE2 EMIF.CE2 HPI.HCNTL0 HPI.HCNTL0 C7 EMIF.CE3 EMIF.CE3 GPIO11 HPI.HCNTL1 C8 EMIF.BE0 EMIF.BE0 HPI.HBE0 HPI.HBE0 C9 EMIF.BE1 EMIF.BE1 HPI.HBE1 HPI.HBE1 C10 EMIF.SDRAS EMIF.SDRAS GPIO12 HPI.HAS C11 EMIF.SDCAS EMIF.SDCAS HPI.HCS HPI.HCS C12 EMIF.SDWE EMIF.SDWE HPI.HDS1 HPI.HDS1 C13 EMIF.SDA10 EMIF.SDA10 GPIO13 GPIO13 C14 EMIF.CLKMEM EMIF.CLKMEM HPI.HDS2 HPI.HDS2 (1) Represents the Parallel Port Mode bits of the External Bus Selection Register. (2) A[20:16] of the BGA package always functions as EMIF address pins and they cannot be reconfigured for any other function. 3.6.3 Parallel Port Signal Routing The 5507 allows access to 16-bit-wide (read and write) or 8-bit-wide (read only) asynchronous memory and 16-bit-wide SDRAM. For 16-bit-wide memories, EMIF.A[0] is kept low and is not used. To provide as many address pins as possible, the 5507 routes the parallel port signals as shown in Figure 3-5. Figure 3-5 shows the addition of the A ′[0] signal in the BGA package. This pin is used for asynchronous memory interface only, while the A[0] pin is used with HPI or GPIO. Figure 3-6 summarizes the use of the parallel port signals for memory interfacing. Copyright © 2009, Texas Instruments Incorporated Functional Overview 31 Submit Documentation Feedback Product Folder Link(s): SM320VC5507-EP |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |