поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5507 датащи(PDF) 38 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320VC5507
подробное описание детали  Fixed-Point Digital Signal Processor
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5507 датащи(HTML) 38 Page - Texas Instruments

Back Button TMS320VC5507 Datasheet HTML 34Page - Texas Instruments TMS320VC5507 Datasheet HTML 35Page - Texas Instruments TMS320VC5507 Datasheet HTML 36Page - Texas Instruments TMS320VC5507 Datasheet HTML 37Page - Texas Instruments TMS320VC5507 Datasheet HTML 38Page - Texas Instruments TMS320VC5507 Datasheet HTML 39Page - Texas Instruments TMS320VC5507 Datasheet HTML 40Page - Texas Instruments TMS320VC5507 Datasheet HTML 41Page - Texas Instruments TMS320VC5507 Datasheet HTML 42Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 108 page
background image
USB
APLL
DPLL
USB
1
0
USB Module Clock
(48.0 MHz)
PLLSEL
CLKIN
15
3
2
1
0
Reserved
DPLLSTAT
APLLSTAT
PLLSEL
R, 0000 0000 0000 0
R, 1
R, 0
R/W, 0
LEGEND: R = Read, W = Write, n = value after reset
15
12
11
10
3
2
1
0
MULT
DIV
COUNT
ON
MODE
STAT
R/W, 0000
R/W, 0
R, 0000 0000
R/W, 0
R/W, 0
R, 0
LEGEND: R = Read, W = Write, n = value after reset
SM320VC5507-EP
SPRS613 – SEPTEMBER 2009
www.ti.com
3.9
USB Clock Generation
The USB module can be clocked from either an Analog Phase-Locked Loop (APLL) or a Digital
Phase-Locked Loop (DPLL). The APLL is the recommended USB clock source due to better noise
tolerance and less long-term jitter than the DPLL. To maintain the backward compatibility, the DPLL is the
power-up default clock source for the USB module.
Figure 3-16. USB Clock Generation
Figure 3-17. USB PLL Selection and Status Register Bit Layout
Table 3-16. USB PLL Selection and Status Register Bit Functions
RESET
BIT NO.
BIT NAME
FUNCTION
VALUE
15
−3
Reserved
0
Reserved bits. Always write 0.
Status bit indicating if the DPLL is the source for the USB module clock.
2
DPLLSTAT
1
DPLLSTAT = 0;
The DPLL is not the USB module clock source.
DPLLSTAT = 1;
The DPLL is the USB module clock source.
Status bit indicating if the APLL is the source for the USB module clock.
1
APLLSTAT
0
APLLSTAT = 0;
The APLL is not the USB module clock source.
APLLSTAT = 1;
The APLL is the USB module clock source.
USB module clock source selection bit.
0
PLLSEL
0
PLLSEL = 0;
DPLL is selected as USB module clock source.
PLLSEL = 1;
APLL is selected as USB module clock source.
Figure 3-18. USB APLL Clock Mode Register Bit Layout
38
Functional Overview
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SM320VC5507-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com