 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
MPC8540 датащи(PDF) 137 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540 датащи(HTML) 137 Page - Freescale Semiconductor, Inc |
|
|
137 / 1302 page  Complete CCSR Map MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1 Freescale Semiconductor 2-19 0x0_3010 I2CDR—I2C data register R/W 0x00 11.3.1.5/11-9 0x0_3014 I2CDFSRR—I2C digital filter sampling rate register R/W 0x10 11.3.1.6/11-10 DUART Registers 0x0_4500 URBR—ULCR[DLAB] = 0 UART0 receiver buffer register R0x00 12.3.1.1/12-6 0x0_4500 UTHR—ULCR[DLAB] = 0 UART0 transmitter holding register W0x00 12.3.1.2/12-6 0x0_4500 UDLB—ULCR[DLAB] = 1 UART0 divisor least significant byte register R/W 0x00 12.3.1.3/12-7 0x0_4501 UIER—ULCR[DLAB] = 0 UART0 interrupt enable register R/W 0x00 12.3.1.4/12-9 0x0_4501 UDMB—ULCR[DLAB] = 1 UART0 divisor most significant byte register R/W 0x00 12.3.1.3/12-7 0x0_4502 UIIR—ULCR[DLAB] = 0 UART0 interrupt ID register R 0x01 12.3.1.5/12-10 0x0_4502 UFCR—ULCR[DLAB] = 0 UART0 FIFO control register W0x00 12.3.1.6/12-11 0x0_4502 UAFR—ULCR[DLAB] = 1 UART0 alternate function register R/W 0x00 12.3.1.12/12-17 0x0_4503 ULCR—ULCR[DLAB] = x UART0 line control register R/W 0x00 12.3.1.7/12-12 0x0_4504 UMCR—ULCR[DLAB] = x UART0 MODEM control register R/W 0x00 12.3.1.8/12-14 0x0_4505 ULSR—ULCR[DLAB] = x UART0 line status register R 0x60 12.3.1.9/12-15 0x0_4506 UMSR—ULCR[DLAB] = x UART0 MODEM status register R0x00 12.3.1.10/12-16 0x0_4507 USCR—ULCR[DLAB] = x UART0 scratch register R/W 0x00 12.3.1.11/12-17 0x0_4510 UDSR—ULCR[DLAB] = x UART0 DMA status register R0x01 12.3.1.13/12-18 0x0_4600 URBR—ULCR[DLAB] = 0 UART1 receiver buffer register R0x00 12.3.1.1/12-6 0x0_4600 UTHR—ULCR[DLAB] = 0 UART1 transmitter holding register W0x00 12.3.1.2/12-6 0x0_4600 UDLB—ULCR[DLAB] = 1 UART1 divisor least significant byte register R/W 0x00 12.3.1.3/12-7 0x0_4601 UIER—ULCR[DLAB] = 0 UART1 interrupt enable register R/W 0x00 12.3.1.4/12-9 0x0_4601 UDMB_ULCR[DLAB] = 1 UART1 divisor most significant byte register R/W 0x00 12.3.1.3/12-7 0x0_4602 UIIR—ULCR[DLAB] = 0 UART1 interrupt ID register R 0x01 12.3.1.5/12-10 0x0_4602 UFCR—ULCR[DLAB] = 0 UART1 FIFO control register W0x00 12.3.1.6/12-11 Table 2-9. Memory Map (continued) Offset Register Access Reset Section/Page |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
