поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8540 датащи(PDF) 128 Page - Freescale Semiconductor, Inc

номер детали MPC8540
подробное описание детали  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 датащи(HTML) 128 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 124Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 125Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 126Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 127Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 128Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 129Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 130Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 131Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 132Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
2-10
Freescale Semiconductor
Memory Map
2.3
Configuration, Control, and Status Register Map
All of the memory mapped configuration, control, and status registers in the MPC8540 are
contained within a 1-Mbyte address region. To allow for flexibility, the configuration, control, and
status block is relocatable in the local address space. The local address map location of this register
block is controlled by the configuration, control, and status registers base address register
(CCSRBAR), see Section 4.3.1.1.2, “Configuration, Control, and Status Base Address Register
(CCSRBAR).” The default value for CCSRBAR is 4 Gbytes–9 Mbytes, or 0xFF70_0000.
NOTE
The configuration, control, and status window must not overlap a local
access window that maps to the DDR controller. Otherwise, undefined
behavior occurs.
An example of a top-level memory map with the default location of the configuration, control, and
status registers is shown in Figure 2-4.
Figure 2-4. Top-Level Register Map Example
Example Local
0
4G
CCSRBAR (4G-9M)
4G-8M
Shaded area indicates locations not
allowed for CCSRBAR.
Only reserved if
Local Boot ROM
Memory Map
Memory
I/O
0x0_0000
Device-Specific
PIC
0xE_0000
0xF_FFFF
CCSR Register
Memory Block
0x4_0000
0x8_0000
General
Utilities
Utilities
0xC_0000
Reserved
RapidIO
CCSR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com