поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8540 датащи(PDF) 198 Page - Freescale Semiconductor, Inc

номер детали MPC8540
подробное описание детали  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 датащи(HTML) 198 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 194Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 195Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 196Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 197Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 198Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 199Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 200Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 201Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 202Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
4-12
Freescale Semiconductor
Reset, Clocking, and Initialization
•
POR PLL status register (PORPLLSR)
•
POR boot mode status register (PORBMSR)
•
POR I/O impedance status and control register (PORIMPSCR)
•
POR device status register (PORDEVSR)
•
POR debug mode status register (PORDBGMSR)
•
General-purpose POR configuration register (GPPORCR)—reports the value on LAD[0:31]
during POR (can be used to external system configuration)
NOTE
In the following tables, the binary value 0b0 represents a signal pulled
down to GND and a value of 0b1 represents a signal pulled up to
VDD, regardless of the sense of the functional signal name on the
signal.
4.4.3.1
System PLL Ratio
The system PLL inputs, shown in Table 4-9, establish the clock ratio between the
PCI_CLK/SYSCLK input and the platform clock used by the MPC8540. The platform clock, also
called the CCB clock, drives the L2 cache, the DDR SDRAM data rate, and the e500 core complex
bus (CCB). There is no default value for this PLL ratio; these signals must be pulled to the desired
values. Note that the values latched on these signals during POR are accessible in the PORPLLSR
(POR PLL status register), as described in Section 18.4.1.1, “POR PLL Status Register
(PORPLLSR).”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com