 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
MPC8540 датащи(PDF) 167 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540 датащи(HTML) 167 Page - Freescale Semiconductor, Inc |
|
|
167 / 1302 page  Complete CCSR Map MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1 Freescale Semiconductor 2-49 Context ID Registers 0xE_20A0 PCIDR—Programmed context ID register R/W 0x0000_0000 20.3.3.1/20-24 0xE_20A4 CCIDR—Current context ID register R/W 0x0000_0000 20.3.3.2/20-24 Other Registers 0xE_20B0 TOSR—Trigger output source register R/W 0x0000_0000 20.3.4.1/20-25 1 Port size for BR0 is configured from external pins during reset, hence ‘nn’ is either 0x08, 0x10, or 0x18. 2 TSEC2 has the same memory-mapped registers that are described for TSEC1 from 0x 2_4000 to 0x2_4FFF except that the offsets are from 0x 2_5000 to 0x2_5FFF. Table 2-9. Memory Map (continued) Offset Register Access Reset Section/Page |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
