| поискавой системы для электроныых деталей |
|
CP3SP33SMS/NOPB датащи(PDF) 57 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CP3SP33SMS/NOPB датащи(HTML) 57 Page - Texas Instruments |
|
57 / 407 page ![]() CP3SP33 www.ti.com SNOSCW5 – MAY 2013 Table 12-1. DMA-Capable Peripherals (continued) SRCRQ PERIPHERAL TRANSACTION REGISTER ASC CHANNEL 33 MWSPI0 R MWDAT 34 MWSPI0 W MWDAT 35 ACCESS.bus 0 R/W ACBSDA The DMA request and DMA acknowledge signals for peripherals shared with the DSP DMA controller are sent through the Audio Subsystem Controller (ASC), which multiplexes these signals between the CPU DMA controller and the DSP DMA controller. In Table 12-1, the ASC channel number refers to the multiplexer channel used to select the DMA controller that handles the DMA request and acknowledge signals for that peripheral. 12.2 Transfer Types The DMAC supports three transfer types: • Single Transfers—A single read cycle followed by a single write cycle. • Burst Transfers—A four-cycle burst read from memory followed by a four-cycle burst write to memory. Software DMA requests (memory-to-memory block transfers) are always burst transfers. • Data Collection Transfers—A four-cycle burst read from memory followed by four single-cycle writes to a peripheral, or four single-cycle reads from a peripheral followed by a four-cycle burst write to memory. Priority among DMA requests is linear for transfers of the same type (channel 0 has highest priority), however burst transfers and data collection transfers have priority over single transfers. During a single transfer, the transfer cycle size (number of bytes per cycle) is controlled by the WMODE and TCS bits of the DMACNTn register, as shown in Table 12-2. During a burst, the transfer cycle size is always 4 bytes. Table 12-2. Transfer Cycle Size TRANSFER CYCLE SIZE WMODE TCS 1 Byte 0 0 2 Bytes 0 1 4 Bytes 1 X The transfer type is selected by the SWRQ and BBE bits in the DMACNTn register, as shown in Table 12-3. Only channels 0 and 1 support data collection mode. Table 12-3. DMA Transfer Types TRANSFER TYPE SWRQ BBE Single Cycle 0 0 Data Collection 0 1 Burst 1 X Copyright © 2013, Texas Instruments Incorporated CPU DMA Controller 57 Submit Documentation Feedback Product Folder Links :CP3SP33 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |