| поискавой системы для электроныых деталей |
|
CP3SP33SMS/NOPB датащи(PDF) 46 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CP3SP33SMS/NOPB датащи(HTML) 46 Page - Texas Instruments |
|
46 / 407 page ![]() XCSn HCLK DS415 XAn XWE XBEn XDn Data Address tAS tWR tWP CP3SP33 SNOSCW5 – MAY 2013 www.ti.com Figure 10-2 shows the timing of a write cycle on the external memory bus. Figure 10-2. Write Cycle Timing An 8-level write buffer allows the EBIU to accept a write cycle and release the bus master (CPU, DSP, or one of the DMA controllers) to continue execution without waiting for the write data to propagate to external memory. A read cycle is not allowed to propagate to external memory while there are any writes pending in the write buffer. The read cycle is stalled until the write buffer has been flushed to memory. This mechanism enforces memory coherency when the target of a read is modified by a pending write. In some cases, software performance can be optimized by grouping writes together (for example, by loop unrolling) to avoid alternating between reads and writes. 46 External Bus Interface Unit Copyright © 2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links :CP3SP33 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |