поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VSC8504-02 датащи(PDF) 119 Page - Microsemi Corporation

номер детали VSC8504-02
подробное описание детали  Quad-Port 10/100/1000BASE-T PHY with Synchronous Ethernet and QSGMII/SGMII MAC
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROSEMI [Microsemi Corporation]
домашняя страница  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VSC8504-02 датащи(HTML) 119 Page - Microsemi Corporation

Back Button VSC8504-02 Datasheet HTML 115Page - Microsemi Corporation VSC8504-02 Datasheet HTML 116Page - Microsemi Corporation VSC8504-02 Datasheet HTML 117Page - Microsemi Corporation VSC8504-02 Datasheet HTML 118Page - Microsemi Corporation VSC8504-02 Datasheet HTML 119Page - Microsemi Corporation VSC8504-02 Datasheet HTML 120Page - Microsemi Corporation VSC8504-02 Datasheet HTML 121Page - Microsemi Corporation VSC8504-02 Datasheet HTML 122Page - Microsemi Corporation VSC8504-02 Datasheet HTML 123Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 131 page
background image
Pin Descriptions
VMDS-10507 VSC8504-02 Datasheet Revision 4.2
108
6.3.1
GPIO and SIGDET
The following table lists the GPIO and SIGDET pins.
6.3.2
JTAG
The following table lists the JTAG test pins.
6.3.3
Miscellaneous
The following table lists the miscellaneous pins.
Table 127 •
GPIO and SIGDET Pins
Name
Pin
Type
Description
GPIO0/SIGDET0
GPIO1/SIGDET1
GPIO2/SIGDET2
GPIO3/SIGDET3
GPIO4/I2C_SCL_0
GPIO5/I2C_SCL_1
GPIO6/I2C_SCL_2
GPIO7/I2C_SCL_3
GPIO8/I2C_SDA
GPIO9/FASTLINK-FAIL
GPIO10
GPIO11
GPIO12
GPIO13
N14
M14
M15
M16
L13
L14
L15
L16
K13
K14
K15
K16
J14
H14
I/O, PU, 3 V
General purpose input/output (GPIO). The
multipurpose SIGDET pins, two-wire serial
controller pins, and fast link fail pin can be
configured to serve as GPIOs.
Table 128 •
JTAG Pins
Name Pin Type
Description
TCK
F3
I, PU, ST, 3 V
JTAG test clock input.
TDI
F2
I, PU, ST, 3 V
JTAG test serial data input.
TDO
F1
O
JTAG test serial data output.
TMS
E2
I, PU, ST, 3 V
JTAG test mode select.
TRST
E3
I, PU, ST, 3 V
JTAG reset.
Important When JTAG is not in use, this pin must be tied to
ground with a pull-down resistor for normal operation.
Table 129 •
Miscellaneous Pins
Name
Pin
Type
Description
CLK_SQUELCH_IN E15
I, PU,
3V
Input control to squelch recovered clock.
COMA_MODE
L3
I, PU,
3V
When this pin is asserted high, all PHYs are held
in a powered down state. When de-asserted low,
all PHYs are powered up and resume normal
operation. This signal is also used to synchronize
the operation of multiple chips on the same PCB to
provide visual synchronization for LEDs driven by
separate chips.(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com