| поискавой системы для электроныых деталей |
|
VSC8504-02 датащи(PDF) 91 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC8504-02 датащи(HTML) 91 Page - Microsemi Corporation |
|
91 / 131 page ![]() Registers VMDS-10507 VSC8504-02 Datasheet Revision 4.2 80 4.6.6 GPIO Pin Configuration Register 17G in the GPIO register space controls whether a particular GPIO pin functions as an input or an output. The following table shows the settings available. 4.6.7 Microprocessor Command Register 18G is a command register. Bit 15 tells the internal processor to execute the command. When bit 15 is cleared the command has completed. Software needs to wait until bit 15 = 0 before proceeding with the next PHY register access. Bit 14 = 1 typically indicates an error condition where the squelch patch was not loaded. Use the following steps to execute the command: 1. Write desired command 2. Check bit 15 (move existing text) 3. Check bit 14 (if set, then error) Note: Commands may take up to 25 ms to complete before bit 15 changes to 0. 0 GPIO0/SIGDET0 R/W GPIO0/SIGDET0 output 0 Table 79 • GPIO Input/Output Configuration, Address 17G (0x11) Bit Name Access Description Default 15:14 Reserved RO Reserved 13 GPIO13 R/W GPIO13 output enable 0 12 GPIO12 R/W GPIO12 output enable 0 11 GPIO11 R/W GPIO11 output enable 0 10 GPIO10 R/W GPIO10 output enable 0 9 GPIO9/FASTLINK_FAIL R/W GPIO9/FASTLINK_FAIL output enable 0 8 GPIO8/I2C_SDA R/W GPIO8/I2C_SDA output enable 0 7 GPIO7/I2C_SCL_3 R/W GPIO7/I2C_SCL_3 output enable 0 6 GPIO6/I2C_SCL_2 R/W GPIO6/I2C_SCL_2 output enable 0 5 GPIO5/I2C_SCL_1 R/W GPIO5/I2C_SCL_1 output enable 0 4 GPIO4/I2C_SCL_0 R/W GPIO4/I2C_SCL_0 output enable 0 3 GPIO3/SIGDET3 R/W GPIO3/SIGDET3 output enable 0 2 GPIO2/SIGDET2 R/W GPIO2/SIGDET2 output enable 0 1 GPIO1/SIGDET1 R/W GPIO1/SIGDET1 output enable 0 0 GPIO0/SIGDET0 R/W GPIO0/SIGDET0 output 0 Table 80 • Microprocessor Command Register, Address 18G Command Setting Enable 4 ports MAC SGMII 0x80F0 Enable 4 ports MAC QSGMII 0x80E0 QSGMII transmitter control(1) Enable 4 ports Media 1000BASE-X 0x8FC1(2) Enable 4 ports Media 100BASE-FX 0x8FD1(2) Table 78 • GPIO Output, Address 16G (0x10) (continued) Bit Name Access Description Default |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |