| поискавой системы для электроныых деталей |
|
VSC8504-02 датащи(PDF) 99 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC8504-02 датащи(HTML) 99 Page - Microsemi Corporation |
|
99 / 131 page ![]() Registers VMDS-10507 VSC8504-02 Datasheet Revision 4.2 88 4.7.5 EEE Link Partner Advertisement All the bits in the EEE LP Advertisement register are read only. A write to the EEE LP advertisement register has no effect. When the AN process has been completed, this register will reflect the contents of the link partner's EEE advertisement register. The following table shows the bit assignments for the EEE advertisement register. The following table shows the bit assignments for the 802.3bf registers. When the link is down, 0 is the value returned. cl45reg1_1801 would be device address of 1 and register address of 1801. 1 100BASE-TX EEE R/W 1: Advertise that the 100BASE-TX has EEE capability 0: Do not advertise that the 100BASE-TX has EEE capability 0 0 Reserved RO Reserved Table 95 • EEE Advertisement, Address 7.61 Bit Name Access Description 15:3 Reserved RO Reserved 2 1000BASE-T EEE RO 1: Link partner is advertising EEE capability for 1000BASE-T 0: Link partner is not advertising EEE capability for 1000BASE-T 1 100BASE-TX EEE RO 1: Link partner is advertising EEE capability for 100BASE-TX 0: Link partner is not advertising EEE capability for 100BASE-TX 0 Reserved RO Reserved Table 96 • 802.3bf Registers Register Name Function 1.1801 cl45reg1_1801_val[15:0] Tx maximum delay through PHY (PMA/PMD/PCS) 1.1803 cl45reg1_1803_val[15:0] Tx minimum delay through PHY (PMA/PMD/PCS) 1.1805 cl45reg1_1805_val[15:0] Rx maximum delay through PHY (PMA/PMD/PCS) 1.1807 cl45reg1_1807_val[15:0] Rx minimum delay through PHY (PMA/PMD/PCS) 4.1801 cl45reg4_1801_val[15:0] Tx maximum delay through xMII (SGMII, QSGMII, including FIFO variations) 4.1803 cl45reg4_1803_val[15:0] Tx minimum delay through xMII (SGMII, QSGMII, including FIFO variations) 4.1805 cl45reg4_1805_val[15:0] Rx maximum delay through xMII (SGMII, QSGMII, including FIFO variations) 4.1807 cl45reg4_1807_val[15:0] Rx minimum delay through xMII (SGMII, QSGMII, including FIFO variations) Table 94 • EEE Advertisement, Address 7.60 (continued) Bit Name Access Description Default |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |