поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VSC8504-02 датащи(PDF) 106 Page - Microsemi Corporation

номер детали VSC8504-02
подробное описание детали  Quad-Port 10/100/1000BASE-T PHY with Synchronous Ethernet and QSGMII/SGMII MAC
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROSEMI [Microsemi Corporation]
домашняя страница  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VSC8504-02 датащи(HTML) 106 Page - Microsemi Corporation

Back Button VSC8504-02 Datasheet HTML 102Page - Microsemi Corporation VSC8504-02 Datasheet HTML 103Page - Microsemi Corporation VSC8504-02 Datasheet HTML 104Page - Microsemi Corporation VSC8504-02 Datasheet HTML 105Page - Microsemi Corporation VSC8504-02 Datasheet HTML 106Page - Microsemi Corporation VSC8504-02 Datasheet HTML 107Page - Microsemi Corporation VSC8504-02 Datasheet HTML 108Page - Microsemi Corporation VSC8504-02 Datasheet HTML 109Page - Microsemi Corporation VSC8504-02 Datasheet HTML 110Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 131 page
background image
Electrical Specifications
VMDS-10507 VSC8504-02 Datasheet Revision 4.2
95
5.2.2
Recovered Clock
This section provides the AC characteristics for the recovered clock output signals. The following
illustration shows the test circuit for the recovered clock output signals.
Figure 42 •
Test Circuit for Recovered Clock Output Signals
The following table shows the AC specifications for the RCVRDCLK1 and RCVRDCLK2 outputs.
RefClk input RMS jitter
requirement, bandwidth
between 500 kHz and
15 MHz(1)
4
ps
To meet jitter
generation of 1G
output data per
IEEE 802.3z
RefClk input RMS jitter
requirement, bandwidth
between 15 MHz and
40 MHz(1)
20
ps
To meet jitter
generation of 1G
output data per
IEEE 802.3z
RefClk input RMS jitter
requirement, bandwidth
between 40 MHz and
80 MHz(1)
100
ps
To meet jitter
generation of 1G
output data per
IEEE 802.3z
Jitter gain from RefClk
to SerDes output,
bandwidth between
0 MHz and 0.1 MHz
0.3
dB
Jitter gain from RefClk
to SerDes output,
bandwidth between
0.1 MHz and 7 MHz
13
dB
Jitter gain from RefClk
to SerDes output,
bandwidth above 7 MHz
1–20 × log
(ƒ/7 MHz)
3–20 × log
(ƒ/7 MHz)
dB
1.
Maximum RMS jitter allowed at the RefClk input for the given bandwidth.
Table 108 •
Recovered Clock AC Characteristics
Parameter
Symbol
Minimum
Typical Maximum
Unit Condition
Recovered clock
frequency
ƒ125.00
MHz
Recovered clock
frequency
ƒ
31.25
MHz
Recovered clock
frequency
ƒ
25.00
MHz
Recovered clock cycle
time
tRCYC
8.0
ns
Table 107 •
Reference Clock AC Characteristics for QSGMII 125 MHz Differential Clock (continued)
Parameter
Symbol
Minimum
Typical Maximum
Unit Condition
Device Under Test
Signal Measurement Point
50
39
8 pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com