поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CYT4DNJBJS датащи(PDF) 46 Page - Infineon Technologies AG

номер детали CYT4DNJBJS
подробное описание детали  TRAVEO™ T2G 32-bit Automotive MCU Based on Arm® Cortex®-M7 dual
PDF  209 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

CYT4DNJBJS датащи(HTML) 46 Page - Infineon Technologies AG

Back Button CYT4DNJBJS Datasheet HTML 42Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 43Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 44Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 45Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 46Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 47Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 48Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 49Page - Infineon Technologies AG CYT4DNJBJS Datasheet HTML 50Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 209 page
background image
Datasheet
46
002-24601 Rev. *I
2023-02-14
TRAVEO™ T2G 32-bit Automotive MCU
Based on Arm® Cortex®-M7 dual
Alternate function pin assignments
39
ETHx_TXD_y
Ethernet
Ethernet transmit data line, x-ETH module number, y-transmit channel number
40
ETHx_RXD_y
Ethernet
Ethernet receive data line, x-ETH module number, y-receive channel number
41
ETHx_RX_CTL
Ethernet
Ethernet receive control line, x-ETH module number
42
ETHx_RX_CLK
Ethernet
Ethernet receive clock line, x-ETH module number
43
CAL_SUP_NZ
System
ETAS Calibration support line
44
FAULT_OUT_x
SRSS
Fault output line x-0 to 3
45
TRACE_DATA_x
SRSS
Trace data-out line x-0 to 3
46
TRACE_CLOCK
SRSS
Trace clock line
47
RTC_CAL
SRSS RTC
RTC calibration clock input
48
SWJ_TRSTN
SRSS
JTAG Test reset line (Active low)
49
SWJ_SWO_TDO
SRSS
JTAG Test data output/SWO (Serial Wire Output)
50
SWJ_SWCLK_TCLK
SRSS
JTAG Test clock/SWD clock (Serial Wire Clock)
51
SWJ_SWDIO_TMS
SRSS
JTAG Test mode select/SWD data (Serial Wire Data Input/Output)
52
SWJ_SWDOE_TDI
SRSS
JTAG Test data input
53
HIBERNATE_WAKEUP[x]
SRSS
Hibernate wakeup line x-0 to N (Check Table 11-1)
54
EXT_CLK
SRSS
External clock input
55
IO_CLK_HF[5]
SRSS
CLK_HF5 clock output
56
PMIC_EN
SRSS PMIC
PMIC control line, Enable output for PMIC
57
PMIC_STATUS
SRSS PMIC
PMIC status line, Power good input from PMIC
58
ADC[x]_y
PASS SAR
SAR, channel, x-SAR number, y-channel number
59
ADC[x]_M
PASS SAR
SAR motor control input, x-SAR number
60
EXT_MUX[x]_y
PASS SAR
External SAR MUX inputs, x-MUX number, y-MUX input 0 to 2
61
EXT_MUX[x]_EN
PASS SAR
External SAR MUX enable line
62
PWM_LINEx_N[y]
PCMPWM
Audio PWM complementary output line, x-PWM module instance
63
PWM_LINEx_P[y]
PCMPWM
Audio PWM output line, x-PWM module instance
64
PWM_MCK[x]
PCMPWM
Audio PWM master clock input, x-PWM module instance
65
SG_AMPL[x]
SG
Sound generator (SG) amplitude output, x-SG module number
66
SG_MCK[x]
SG
Sound generator (SG) master clock input, x-SG module number
67
SG_TONE[x]
SG
Sound generator (SG) tone output, x-SG module number
68
TDM_RX_FSYNC[x]
TDM
TDM receive frame sync, x-TDM module number
69
TDM_RX_MCK[x]
TDM
TDM receive master clock input, x-TDM module number
70
TDM_RX_SCK[x]
TDM
TDM receive bit clock, x-TDM module number
71
TDM_RX_SD[x]
TDM
TDM receive serial data, x-TDM module number
72
TDM_TX_FSYNC[x]
TDM
TDM transmit frame sync, x-TDM module number
73
TDM_TX_MCK[x]
TDM
TDM transmit master clock input, x-TDM module number
74
TDM_TX_SCK[x]
TDM
TDM transmit bit clock, x-TDM module number
75
TDM_TX_SD[x]
TDM
TDM transmit serial data, x-TDM module number
76
TTL_CAPx_CLK
VIDEOSS
Capture clock, x-capture module number
77
TTL_CAPx_DATA[y]
VIDEOSS
Capture data lines, x-capture module number, y- (0-26) data line
78
TTL_DSPx_CONTROL[y]
VIDEOSS
Display control line, x-display number, y-0/lvalid, 1/vertical sync signal, 2/display enable (DE)
79
TTL_DSPx_CLOCK
VIDEOSS
Display clock line (PCLK), x-display number
80
TTL_DSPx_DATA_A0[y]
VIDEOSS
Display data (A0/1 used in pairs), x-display number, y- (0-11) color data
81
TTL_DSPx_DATA_A1[y]
VIDEOSS
Display data (A0/1 used in pairs), x-display number, y- (0-11) color data
82
DAC_MCK
AUDIODAC
DAC external master clock input
83
DAC_AOUTS_x
AUDIODAC
DAC output signal, x-left (L) or right (R) signal
Table 13-2
Pin function description (continued)
Sl. No.
Pin
Module
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com