поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9557/PCBZ датащи(PDF) 78 Page - Analog Devices

номер детали AD9557/PCBZ
подробное описание детали  Dual Input Multiservice
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9557/PCBZ датащи(HTML) 78 Page - Analog Devices

Back Button AD9557/PCBZ Datasheet HTML 74Page - Analog Devices AD9557/PCBZ Datasheet HTML 75Page - Analog Devices AD9557/PCBZ Datasheet HTML 76Page - Analog Devices AD9557/PCBZ Datasheet HTML 77Page - Analog Devices AD9557/PCBZ Datasheet HTML 78Page - Analog Devices AD9557/PCBZ Datasheet HTML 79Page - Analog Devices AD9557/PCBZ Datasheet HTML 80Page - Analog Devices AD9557/PCBZ Datasheet HTML 81Page - Analog Devices AD9557/PCBZ Datasheet HTML 82Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 92 page
background image
AD9557
Data Sheet
Rev. A | Page 78 of 92
Table 80. DPLL Loop BW Scaling Factor—REFA Profile1
Address
Bits
Bit Name
Description
0x070F
[7:0]
Digital PLL loop bandwidth scaling factor, Bits[7:0] (default: 0xF4).
0x0710
[7:0]
DPLL loop BW scaling factor
(unit of 0.1 Hz)
Digital PLL loop bandwidth scaling factor, Bits[15:8] (default: 0x01).
The default for Register 0x070F to Register 0x0710 = 0x01F4 = 500 (50 Hz loop bandwidth.
The loop bandwidth should always be less than the DPLL phase detector frequency
divided by 20.
[7:1]
Reserved
Default: 0x00.
0x0711
0
BW scaling factor
Digital PLL loop bandwidth scaling factor, Bit 16 (default: 0b).
1Note that the default DPLL loop bandwidth is 50.4 Hz.
Table 81. R Divider—REFA Profile
Address
Bits
Bit Name
Description
0x0712
[7:0]
DPLL integer reference divider (minus 1), Bits[7:0] (default: 0xC5)
0x0713
[7:0]
R divider
DPLL integer reference divider, Bits[15:8] (default: 0x00)
[7:5]
Reserved
Default: 0x0
4
Enable REFA div2
Enables the reference input divide-by-2 for REFA
0 = bypass the divide-by-2 (default)
1 = enable the divide-by-2
0x0714
[3:0]
R divider
DPLL integer reference divider, Bits[19:16] (default: 0x0)
The default for Register 0x0712 to Register 0x0714 = 0x000C5 = 197 (which equals R = 198)
Table 82. Integer Part of Fractional Feedback Divider N1—REFA Profile
Address
Bits
Bit Name
Description
0x0715
[7:0]
DPLL integer feedback divider (minus 1), Bits[7:0] (default: 0x6B)
0x0716
[7:0]
Integer Part N1
DPLL integer feedback divider, Bits[15:8] (default: 0x07)
[7:1]
Reserved
Default: 0x00
0x0717
0
Integer Part N1
DPLL integer feedback divider, Bit 16 (default: 0b)
The default for Register 0x0715 to Register 0x717 = 0x0076B = (which equals N1 = 1900)
Table 83. Fractional Part of Fractional Feedback Divider FRAC1—REFA Profile
Address
Bits
Bit Name
Description
0x0718
[7:0]
The numerator of the fractional-N feedback divider, Bits[7:0] (default: 0x04)
0x0719
[7:0]
The numerator of the fractional-N feedback divider, Bits[15:8] (default: 0x00)
0x071A
[7:0]
Digital PLL fractional
feedback divider—FRAC1
The numerator of the fractional-N feedback divider, Bits[23:16] (default: 0x00)
Table 84. Modulus of Fractional Feedback Divider MOD1—REFA Profile
Address
Bits
Bit Name
Description
0x071B
[7:0]
The denominator of the fractional-N feedback divider, Bits[7:0] (default: 0x05)
0x071C
[7:0]
The denominator of the fractional-N feedback divider, Bits[15:8] (default: 0x00)
0x071D
[7:0]
Digital PLL feedback
divider modulus—MOD1
The denominator of the fractional-N feedback divider, Bits[23:16] (default: 0x00)
Table 85. Phase and Frequency Lock Detector Controls—REFA Profile
Address
Bits
Bit Name
Description
0x071E
[7:0]
Phase lock threshold, Bits[7:0] (default: 0xBC); default of 0x02BC = 700 ps
0x071F
[7:0]
Phase lock threshold
Phase lock threshold, Bits[15:8] (default: 0x02)
0x0720
[7:0]
Phase lock fill rate
Phase lock fill rate, Bits[7:0] (default: 0x0A = 10 code/PFD cycle)
0x0721
[7:0]
Phase lock drain rate
Phase lock drain rate, Bits[7:0] (default: 0x0A = 10 code/PFD cycle)
0x0722
[7:0]
Frequency lock threshold, Bits[7:0] (default: 0xBC); default of 0x02BC = 700 ps
0x0723
[7:0]
Frequency lock threshold, Bits[15:8] (default: 0x02)
0x0724
[7:0]
Frequency lock threshold
Frequency lock threshold, Bits[23:16] (default: 0x00)
0x0725
[7:0]
Frequency lock fill rate
Frequency lock fill rate, Bits[7:0] (default: 0x0A = 10 code/PFD cycle)
0x0726
[7:0]
Frequency lock drain rate
Frequency lock drain rate, Bits[7:0] (default: 0x0A = 10 code/PFD cycle)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com