AD9557SLASHPCBZ datasheet(40/92 Pages) AD

40 / 92 page

AD9557

Data Sheet

Rev. A | Page 40 of 92

A pause instruction, like an end instruction, is stored at the end

of a sequence of instructions in the scratch pad. When the

controller encounters a pause instruction during an upload

sequence, it keeps the EEPROM address pointer at its last value.

This way the user can store a new instruction sequence in the

scratch pad and upload the new sequence to the EEPROM. The

new sequence is stored in the EEPROM address locations

immediately following the previously saved sequence. This

process is repeatable until an upload sequence contains an end

instruction. The pause instruction is also useful when used in

conjunction with condition processing. It allows the EEPROM

to contain multiple occurrences of the same registers, with each

occurrence linked to a set of conditions (see the EEPROM

Conditional Processing section).

EEPROM Upload

To upload data to the EEPROM, the user must first ensure that

the write enable bit (Register 0x0E00, Bit 0) is set. Then, on

setting the autoclearing save to EEPROM bit (Register 0x0E02,

Bit 0), the controller initiates the EEPROM data storage process.

Uploading EEPROM data requires that the user first write an

instruction sequence into the scratch pad registers. During the

upload process, the controller reads the scratch pad data byte-

by-byte, starting at Register 0x0E10 and incrementing the

scratch pad address pointer, as it goes, until it reaches a pause or

end instruction.

As the controller reads the scratch pad data, it transfers the data

from the scratch pad to the EEPROM (byte-by-byte) and

increments the EEPROM address pointer accordingly, unless it

encounters a data instruction. A data instruction tells the

controller to transfer data from the device settings portion of

the register map to the EEPROM. The number of bytes to

transfer is encoded within the data instruction, and the starting

address for the transfer appears in the next two bytes in the

scratch pad.

When the controller encounters a data instruction, it stores the

instruction in the EEPROM, increments the EEPROM address

pointer, decodes the number of bytes to be transferred, and

increments the scratch pad address pointer. Then it retrieves the

next two bytes from the scratch pad (the target address) and

increments the scratch pad address pointer by 2. Next, the

controller transfers the specified number of bytes from the

When it completes the data transfer, the controller stores an

extra byte in the EEPROM to serve as a checksum for the

transferred block of data. To account for the checksum byte, the

controller increments the EEPROM address pointer by one

more than the number of bytes transferred. Note that, when the

controller transfers data associated with an active register, it

actually transfers the buffered contents of the register (see the

Buffered/Active Registers section for details on the difference

between buffered and active registers). This allows for the transfer

of nonzero autoclearing register contents.

Note that conditional processing (see the EEPROM Conditional

Processing section) does not occur during an upload sequence.

EEPROM Download

An EEPROM download results in data transfer from the

EEPROM to the device register map. To download data,

the user sets the autoclearing load from the EEPROM bit

(Register 0x0E03, Bit 1). This commands the controller to

initiate the EEPROM download process. During download, the

controller reads the EEPROM data byte-by-byte, incrementing

the EEPROM address pointer as it goes, until it reaches an end

instruction. As the controller reads the EEPROM data, it

executes the stored instructions, which includes transferring

stored data to the device settings portion of the register map

whenever it encounters a data instruction.

Note that conditional processing (see the EEPROM Conditional

Processing section) is applicable only when downloading.

Automatic EEPROM Download

Following a power-up, an assertion of the RESET pin, or a soft

reset (Register 0x0000, Bit 5 = 1), if the PINCONTROL pin is

low, and M3 and M2 are either high or low (see

), the

instruction sequence stored in the EEPROM executes automatically

with one of eight conditions. If M3 and M2 are left floating and

the PINCONTROL pin is low, the EEPROM is bypassed and

the factory defaults are used. In this way, a previously stored set

of register values downloads automatically on power-up or with

a hard or soft reset. See the

section for details regarding conditional processing and the way

it modifies the download process.

Table 22

EEPROM Conditional Processing

Table 22. EEPROM Setup

EEPROM Download?

Low

Yes, EEPROM Condition 1

Low

Open

Yes, EEPROM Condition 2

Low

High

Yes, EEPROM Condition 3

Open

Low

Yes, EEPROM Condition 4

Open

High

Yes, EEPROM Condition 5

High

Low

Yes, EEPROM Condition 6

High

Open

Yes, EEPROM Condition 7

High

Yes, EEPROM Condition 8

AD9557/PCBZ датащи(PDF) 40 Page - Analog Devices

AD9557/PCBZ датащи(HTML) 40 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL