AD9557SLASHPCBZ datasheet(27/92 Pages) AD

27 / 92 page

Data Sheet

AD9557

Rev. A | Page 27 of 92

Program the Digital Phase-Locked Loop (DPLL)

The DPLL parameters reside in Register 0x0300 to

•

Free run frequency

•

DPLL pull-in range limits

•

DPLL closed-loop phase offset

•

Phase slew control (for hitless reference switching)

•

Tuning word history control (for holdover operation)

Program the Reference Inputs

The reference input parameters reside in Register 0x0600 to

details on programming these functions. They include the

following:

•

Reference power-down

•

Reference logic family

•

Reference priority

Program the Reference Profiles

The reference profile parameters reside in Register 0x0700 to

a wizard that calculates these values based on the user’s input

frequency. See the Reference Profiles section for details on

programming these functions. They include the following:

•

Reference period

•

Reference period tolerance

•

Reference validation timer

•

Selection of high phase margin, loop filter coefficients

•

DPLL loop bandwidth

•

Reference prescaler (R divider)

•

Feedback dividers (N1, N2, N3, FRAC1, and MOD1)

•

Phase and frequency lock detector controls

Generate the Reference Acquisition

After the registers are programmed, the user can clear the user

freerun bit (Register 0x0A01[5]) and issue an I/O update, using

programmed up to this point.

After the registers are programmed, the DPLL locks to the first

available reference that has the highest priority.

AD9557/PCBZ датащи(PDF) 27 Page - Analog Devices

AD9557/PCBZ датащи(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL