поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9557/PCBZ датащи(PDF) 66 Page - Analog Devices

номер детали AD9557/PCBZ
подробное описание детали  Dual Input Multiservice
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9557/PCBZ датащи(HTML) 66 Page - Analog Devices

Back Button AD9557/PCBZ Datasheet HTML 62Page - Analog Devices AD9557/PCBZ Datasheet HTML 63Page - Analog Devices AD9557/PCBZ Datasheet HTML 64Page - Analog Devices AD9557/PCBZ Datasheet HTML 65Page - Analog Devices AD9557/PCBZ Datasheet HTML 66Page - Analog Devices AD9557/PCBZ Datasheet HTML 67Page - Analog Devices AD9557/PCBZ Datasheet HTML 68Page - Analog Devices AD9557/PCBZ Datasheet HTML 69Page - Analog Devices AD9557/PCBZ Datasheet HTML 70Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 92 page
background image
AD9557
Data Sheet
Rev. A | Page 66 of 92
SYSTEM CLOCK (REGISTER 0x0100 TO REGISTER 0x0108)
Table 42. System Clock PLL Feedback Divider (N3 Divider)
Address
Bits
Bit Name
Description
0x0100
[7:0]
SYSCLK N3 divider
System clock PLL feedback divider value: 4 ≤ N3 ≤ 255 (default: 0x08).
Table 43. SYSCLK Configuration
Address
Bits
Bit Name
Description
[7:5]
Reserved
Reserved.
4
Load from ROM (reserved)
This reserved bit has no function.
0 (default) = power-on default and ROM not loaded.
1 = ROM values are loaded into the register space.
3
SYSCLK XTAL enable
Enables the crystal maintaining amplifier for the system clock input.
1 (default) = crystal mode (crystal maintaining amplifier enabled).
0 = external XO or other system clock source.
[2:1]
SYSCLK P divider
System clock input divider.
00 (default) = 1.
01 = 2.
10 = 4.
11 = 8.
0x0101
0
SYSCLK doubler enable
Enable clock doubler on system clock input to reduce noise.
0 = disable.
1 (default) = enable.
Table 44. Nominal System Clock Period
Address
Bits
Bit Name
Description
0x0103
[7:0]
System clock period, Bits[7:0].
Default: 0x0E.
0x0104
[7:0]
Nominal system clock period (fs)
System clock period, Bits[15:8].
Default: 0x67.
[7:5]
Reserved
Reserved.
0x0105
[4:0]
Nominal system clock period (fs)
System clock period, Bits[20:16].
Default: 0x13.
Table 45. System Clock Stability Period
Address
Bits
Bit Name
Description
0x0106
[7:0]
System clock period, Bits[7:0].
Default: 0x32 (0x000032 = 50 ms).
0x0107
[7:0]
System clock stability period (ms)
System clock period, Bits[15:8].
Default: 0x00.
[7:5]
Reserved
Reserved.
4
Reset SYSCLK stability timer
This autoclearing bit resets the system clock stability timer.
0x0108
[3:0]
System clock stability period
System clock period, Bits[19:16].
Default: 0x00.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com