AD9557SLASHPCBZ datasheet(68/92 Pages) AD

68 / 92 page

AD9557

Data Sheet

Rev. A | Page 68 of 92

IRQ MASK (REGISTER 0x020A TO REGISTER 0x020F)

The IRQ mask register bits form a one-to-one correspondence with the bits of the IRQ monitor register (0x0D02 to 0x0D09). When set to

Logic 1, the IRQ mask bits enable the corresponding IRQ monitor bits to indicate an IRQ event. The default for all IRQ mask bits is Logic 0,

which prevents the IRQ monitor from detecting any internal interrupts.

Table 48. IRQ Mask for SYSCLK

Address

Bits

Bit Name

Description

[7:6]

Reserved

SYSCLK unlocked

Enables IRQ for indicating a SYSCLK PLL state transition from locked to unlocked

SYSCLK locked

Enables IRQ for indicating a SYSCLK PLL state transition from unlocked to locked

APLL unlocked

Enables IRQ for indicating a APLL state transition from locked to unlocked

APLL locked

Enables IRQ for indicating a APLL state transition from unlocked to locked

APLL cal complete

Enables IRQ for indicating that APLL (LCVCO) calibration has completed

0x020A

APLL cal started

Enables IRQ for indicating that APLL (LCVCO) calibration has begun

Table 49. IRQ Mask for Distribution Sync, Watchdog Timer, and EEPROM

Address

Bits

Bit Name

Description

[7:5]

Reserved

Pin program end

Enables IRQ for indicating successful completion of an pin program ROM load

Sync distribution

Enables IRQ for indicating a distribution sync event

Watchdog timer

Enables IRQ for indicating expiration of the watchdog timer

EEPROM fault

Enables IRQ for indicating a fault during an EEPROM load or save operation

0x020B

EEPROM complete

Enables IRQ for indicating successful completion of an EEPROM load or save operation

Table 50. IRQ Mask for the Digital PLL

Address

Bits

Bit Name

Description

Switching

Enables IRQ for indicating that the DPLL is switching to a new reference

Closed

Enables IRQ for indicating that the DPLL has entered closed-loop operation

Freerun

Enables IRQ for indicating that the DPLL has entered free run mode

Holdover

Enables IRQ for indicating that the DPLL has entered holdover mode

Frequency unlocked

Enables IRQ for indicating that the DPLL lost frequency lock

Frequency locked

Enables IRQ for indicating that the DPLL has acquired frequency lock

Phase unlocked

Enables IRQ for indicating that the DPLL lost phase lock

0x020C

Phase locked

Enables IRQ for indicating that the DPLL has acquired phase lock

Table 51. IRQ Mask for History Update, Frequency Limit and Phase Slew Limit

Address

Bits

Bit Name

Description

[7:5]

Reserved

History updated

Enables IRQ for indicating the occurrence of a tuning word history update

Frequency unclamped

Enables IRQ for indicating a frequency limit state transition from clamped to unclamped

Frequency clamped

Enables IRQ for indicating a state transition of the frequency limiter from unclamped to clamped

Phase slew unlimited

Enables IRQ for indicating a state transition of the phase slew limiter from slew limiting to

not slew limiting

0x020D

Phase slew limited

Enables IRQ for indicating a state transition of the phase slew limiter from not slew limiting

to slew limiting

AD9557/PCBZ датащи(PDF) 68 Page - Analog Devices

AD9557/PCBZ датащи(HTML) 68 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL