| поискавой системы для электроныых деталей |
|
ADFS7124-8BBCPZ датащи(PDF) 64 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADFS7124-8BBCPZ датащи(HTML) 64 Page - Analog Devices |
|
64 / 93 page ![]() Data Sheet ADFS7124-8 DIGITAL FILTER analog.com Rev. 0 | 64 of 93 SINC3/SINC4 FILTER MODULATOR AVERAGING BLOCK POST FILTER Figure 109. Post Filters Table 61 shows the output data rates with the accompanying settling times and rejection. When continuously converting on a single channel, the first conver- sion requires a time of tSETTLE. Subsequent conversions occur at 1/fADC. When multiple channels are enabled (either manually or using the sequencer), the settling time is required to generate a valid conversion on each enabled channel. Table 61. ADFS7124-8 Post Filters: Output Data Rate, Settling Time (tSETTLE), and Rejection Output Data Rate (SPS) f3dB (Hz) tSETTLE, Full Power Mode (ms) tSETTLE, Mid Power Mode (ms) tSETTLE, Low Power Mode (ms) Simultaneous Rejection of 50 Hz ± 1 Hz and 60 Hz ± 1 Hz (dB)1 27.27 17.28 38.498 38.998 39.662 47 25 15.12 41.831 42.331 42.995 62 20 13.38 51.831 52.331 52.995 86 16.67 12.66 61.831 62.331 62.995 92 1 Stable controllerclock used. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |