поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADFS7124-8BBCPZ датащи(PDF) 61 Page - Analog Devices

номер детали ADFS7124-8BBCPZ
подробное описание детали  8-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADFS7124-8BBCPZ датащи(HTML) 61 Page - Analog Devices

Back Button ADFS7124-8BBCPZ Datasheet HTML 57Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 58Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 59Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 60Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 61Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 62Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 63Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 64Page - Analog Devices ADFS7124-8BBCPZ Datasheet HTML 65Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 93 page
background image
Data Sheet
ADFS7124-8
DIGITAL FILTER
analog.com
Rev. 0 | 61 of 93
When the analog input is constant or a channel change occurs,
valid conversions are available at a near constant output data rate.
CONVERSIONS
CHANNEL A
CHANNEL
CHANNEL B
CH A CH A CH A CH A
CH A
CH B CH B
CH B CH B
1/fADC DT/fCLK
NOTES
1. DT = DEAD TIME.
Figure 98. Fast Settling, Sinc4 + Sinc1 Filter
When the device is converting on a single channel and a step
change occurs on the analog input, the ADC does not detect the
change and continues to output conversions. If the step change is
synchronized with the conversion, there is one intermediate result,
which is not completely settled (see Figure 99). If the step change
is asynchronous to the conversion process, there is one or two
intermediate results, which are not completely settled.
ANALOG
INPUT
ADC
OUTPUT
VALID
1/
fADC
Figure 99. Step Change on the Analog Input, Sinc4 + Sinc1 Filter
Sequencer
The description in the Fast Settling Mode (Sinc4 + Sinc1 Filter)
section is valid when manually switching channels, for example,
writing to the device to change channels. When multiple channels
are enabled, the on-chip sequencer is automatically used; the
device automatically sequences between all enabled channels. In
this case, the first conversion takes the complete settling time, as
listed in Table 59. For all subsequent conversions, the time needed
for each conversion is also the settling time, but the dead time is
reduced to 30.
50 Hz and 60 Hz Rejection, Sinc4 + Sinc1 Filter
Figure 100 shows the frequency response when FS[10:0] is set to
24 in the full power mode, or 6 in the mid power mode or low power
mode. Table 59 lists the corresponding output data rate. The sinc
filter places the first notch at:
fNOTCH = fCLK/(32 × FS[10:0])
The sinc1 filter places notches at fNOTCH/Avg (Avg equaling 16 for
the full power mode and mid power mode, and equaling 8 for the
low power mode). Notches are also placed at multiples of this
frequency; therefore, when FS[10:0] is set to 24 in the full power
mode or 6 in the mid power mode, a notch is placed at 800 Hz
due to the sinc filter, and notches are placed at 50 Hz and multiples
of 50 Hz due to the averaging. In the low power mode, a notch is
placed at 400 Hz due to the sinc filter, and notches are placed at 50
Hz and multiples of 50 Hz due to the averaging.
The notch at 50 Hz is a first-order notch; therefore, the notch is
not wide. This means that the rejection at 50 Hz exactly is good,
assuming a stable controller clock. However, in a band of 50 Hz ± 1
Hz, the rejection degrades significantly. The rejection at 50 Hz ± 0.5
Hz is 40 dB minimum, assuming a stable clock; therefore, a good
controller clock source is recommended when using the fast settling
mode.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
0
30
60
90
120
150
FREQUENCY (Hz)
Figure 100. 50 Hz Rejection
Figure 101 shows the filter response when FS[10:0] is set to 20 in
the full power mode, or 5 in the mid power and low power modes.
In this case, a notch is placed at 60 Hz and multiples of 60 Hz. The
rejection at 60 Hz ± 0.5 Hz is equal to 40 dB minimum.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
0
30
60
90
120
150
FREQUENCY (Hz)
Figure 101. 60 Hz Rejection
Simultaneous 50 Hz/60 Hz rejection is achieved when FS[10:0] is
set to 120 in the full power mode, or 30 in the mid power and
low power modes. Notches are placed at 10 Hz and multiples of
10 Hz, thereby giving simultaneous 50 Hz and 60 Hz rejection. The
rejection at 50 Hz ± 0.5 Hz and 60 Hz ± 0.5 Hz is 44 dB typically.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com