ADFS7124-8BBCPZ datasheet(49/93 Pages) AD

49 / 93 page

Data Sheet

ADFS7124-8

ADC CIRCUIT INFORMATION

analog.com

Rev. 0 | 49 of 93

These pins can be used to drive external circuitry, for example, an

external multiplexer. If an external multiplexer is used to increase

the channel count, the multiplexer logic pins can be controlled

through the ADFS7124-8 general-purpose output pins. The gener-

al-purpose output pins can be used to select the active multiplexer

pin. Because the operation of the multiplexer is independent of the

ADFS7124-8, reset the modulator and filter using the SYNC pin or

by writing to the mode or configuration register each time that the

multiplexer channel is changed.

BIAS VOLTAGE GENERATOR

A bias voltage generator is included on the ADFS7124-8 (see

Figure 77). It biases the negative terminal of the selected input

channel to (AVDD − AVSS)/2. This function is useful in thermocouple

applications, as the voltage generated by the thermocouple must

be biased around some DC voltage if the ADC operates from a

single power supply. The bias voltage generator is controlled using

the VBIASx bits in the IO_CONTROL_2 register (see Table 52).

The power-up time of the bias voltage generator is dependent on

the load capacitance. Consult the Specifications section for more

details.

CLOCK

The ADFS7124-8 includes an internal 614.4 kHz clock on chip. This

internal clock has a tolerance of ±5%. Use either the internal clock

or an external clock as the clock source to the ADFS7124-8. The

clock source is selected using the CLK_SEL bits in the ADC_CON-

TROL register (see Table 53).

The internal clock can also be made available at the CLK pin. This

is useful when several ADCs are used in an application and the

devices must be synchronized. The internal clock from one device

can be used as the clock source for all ADCs in the system. Using

a common clock, the devices can be synchronized by applying a

common reset to all devices, or the SYNC pin can be pulsed.

POWER MODES

The ADFS7124-8 has three power modes: full power mode, mid

power mode, and low power mode. The mode is selected using the

POWER_MODE bits in the ADC_CONTROL register. The power

mode affects the power consumption of the device as well as

changing the controller clock frequency. A 614.4 kHz clock is used

by the device. However, this clock is internally divided, the division

factor being dependent on the power mode. Thus, the range of

output data rates and performance is affected by the power mode.

Table 51. Power Modes

Power Mode

Controller Clock

(kHz)

Output Data Rate1

(SPS)

Current

Full Power

614.4

9.37 to 19,200

See the

Specifications

section

Mid Power

153.6

2.34 to 4800

Low Power

76.8

1.17 to 2400

1 Unsettled, using a sinc3/sinc4 filter.

STANDBY AND POWER-DOWN MODES

In the standby mode, most blocks are powered down. The LDOs

remain active so that registers maintain their contents. If enabled,

the reference, internal oscillator, digital outputs P1 to P4, bias

voltage generator, and low-side power switch remain active. The

excitation currents, if enabled, also remain active in the standby

mode. These blocks can be disabled, if required, by setting the

corresponding bits appropriately. The reference detection and LDO

capacitor detection functions are disabled in the standby mode.

Other diagnostics remain active if enabled when the ADC is in the

standby mode. Diagnostics can be enabled or disabled while in the

standby mode. However, any diagnostics that require the controller

clock (reference detect, undervoltage/overvoltage detection, LDO

trip tests, memory map CRC, and MCLK counter) must be enabled

when the ADC is in the continuous conversion mode or idle mode;

these diagnostics do not function if enabled in the standby mode.

The standby current is typically 15 µA when the LDOs only are

enabled. If functions such as the bias voltage generator remain

active in the standby mode, the current increases by 36 µA typical-

ly. If the internal oscillator remains active in the standby mode,

the current increases by 22 µA typically. When exiting the standby

mode, the ADFS7124-8 requires 130 MCLK cycles to power up

and settle. The internal oscillator, if disabled in the standby mode,

requires an additional 40 µs to power up and settle. If an external

controller clock is being used, ensure that it is active before issuing

the command to exit the standby mode. Do not write to the ADC_

CONTROL register again until the ADC has powered up and

settled.

Table 52. Input/Output Control 2 Register

Reg.

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset

0x04

IO_CONTROL_2

VBIAS15

VBIAS14

VBIAS13

VBIAS12

VBIAS11

VBIAS10

VBIAS9

VBIAS8

0x0000

VBIAS7

VBIAS6

VBIAS5

VBIAS4

VBIAS3

VBIAS2

VBIAS1

VBIAS0

Table 53. ADC Control Register

Reg.

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset

0x01

ADC_CONTROL

DOUT_

RDY_DEL

CONT_READ

DATA_STATUS

CS_EN

REF_EN

0x0000

POWER_MODE

Mode

CLK_SEL

ADFS7124-8BBCPZ датащи(PDF) 49 Page - Analog Devices

ADFS7124-8BBCPZ датащи(HTML) 49 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

датащи скачать

ссылки URL