| поискавой системы для электроныых деталей |
|
MPF0900AMBA2ES датащи(PDF) 90 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF0900AMBA2ES датащи(HTML) 90 Page - NXP Semiconductors |
|
90 / 205 page ![]() NXP Semiconductors PF09 Nine-channel power management IC with advanced system safety monitoring 13 Functional blocks 13.1 Analog core and internal references 13.1.1 VANA The PF09 uses a low-power analog supply to power various internal analog circuits. The VANA supply is disabled during the ULPOFF, LPOFF and DFS states to reduce power consumption on those states. The VANA supply must be decoupled externally with a 1 μF capacitor. The system, however, is not allowed to use the supply to power external circuits, except for the scenarios where the VANA is used as the pullup voltage for the XFAILB pin. An undervoltage detection circuit serves as the POR threshold for the circuits powered by this regulator inside of the PF09. When an undervoltage is detected in the VANA supply during the SYSTEM ON states, the device will move to the Deep Fail-safe state (DFS). An overvoltage detection is provided in the VANA regulator as part of the functional safety architecture. When the VANA crosses the OV threshold, the VANA_OV_I interrupt bit is set and the INTB pin will be asserted low if the interrupt is not masked. The VANA_OV_S bit provides the real-time status of the VANA overvoltage monitor. Symbol Parameter Min Typ Max Unit VANA VANA Output Voltage 1.55 1.6 1.65 V CVANA VANA output capacitor — 1 — μF VANA_OV_S VANA overvoltage status 0 No OV detected 1 OV detected Table 105. VANA overvoltage status 13.1.2 VDIG The PF09 uses a low-power digital supply to power the digital circuits inside the IC. The VDIG supply is disabled only during the ULPOFF states, to achieve the lowest power consumption in this state. An undervoltage detection circuit serves as the POR threshold for the digital controller powered by this regulator inside of the PF09. An overvoltage detection is provided in the VDIG regulator as part of the functional safety architecture. When the VDIG crosses the OV threshold, the VDIG_OV_I interrupt bit is set, and the INTB pin will be asserted low if the interrupt is not masked. Devices targeting a higher safety integrity level featuring a dedicated digital machine supervisor (DMS) provide a second level of protection against a VDIG_OV condition, to ensure a proper safe reaction even if such a condition causes the main digital controller to be unresponsive. The VDIG_OV_S bit provides the real-time status of the VDIG overvoltage monitor. Symbol Parameter Min Typ Max Unit VDIG VDIG Output Voltage 1.55 1.6 1.65 V CVDIG VDIG output capacitor — 1 — μF PF09 All information provided in this document is subject to legal disclaimers. © 2026 NXP B.V. All rights reserved. Product data sheet Rev. 1.3 — 16 December 2025 Document feedback 90 / 205 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |