| поискавой системы для электроныых деталей |
|
MPF0900AMBA2ES датащи(PDF) 55 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF0900AMBA2ES датащи(HTML) 55 Page - NXP Semiconductors |
|
55 / 205 page ![]() NXP Semiconductors PF09 Nine-channel power management IC with advanced system safety monitoring • PGOOD is asserted if OV/UV condition is not bypassed and VAON_PG_EN = 1. • Fault counter is increased if OV/UV condition is not bypassed. • Global fault timer is started if OV/UV condition is not bypassed. • The VAON output is disabled if the VAON_OV_STATE / VAON_UV_STATE = 0. • The VAON output will be re-enabled automatically if the VAON_FLT_REN = 1 • The FS0B pin will be asserted as defined by the pin configuration. • During the hard fault, the VAON will be disabled as indicated by the power-down sequence (VAON_SEQ[7:0] bits). State Fault mode (OTP_VAON_FMODE) Fault reaction RUN State and monitored STANDBY Don’t care OV/UV interrupt is generated PGOOD asserted. Fault counter increased. Global fault timer started. Hard fault includes VAON (in sequencer). Low-power STANDBY Don’t care No monitoring available. Table 54. VAON System regulator fault management 12.6.4 Fault monitoring during time-based power up The OTP_PWRUP_CHK bit is provided to select whether the output of the switching regulators is verified during the Power-up sequence. It is used as a gating condition to release or not release the RSTB pin. OTP_PWRUP_CHK Power good verification 0 Disabled 1 Enabled Table 55. OTP_PWRUP_CHK bit When the OTP_PWRUP_CHK = 0, the output voltage of the regulators is not checked during the Power-up sequence and a power-good indication is not required to release the RSTB pin. All regulators enabled after the RSTB is released will start checking for faults after their corresponding blanking period. When the OTP_PWRUP_CHK = 1, the output voltage of the regulators is verified during the Power-up sequence and a power-good condition is required to release the RSTB. When RSTB is ready to be de-asserted, the device will check for any OV/UV condition in the regulators that have been already turned on. If all regulators power up before RSTB is in regulation, the RSTB is released and the Power-up sequence will continue. PF09 All information provided in this document is subject to legal disclaimers. © 2026 NXP B.V. All rights reserved. Product data sheet Rev. 1.3 — 16 December 2025 Document feedback 55 / 205 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |