поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPF0900AMBA2ES датащи(PDF) 52 Page - NXP Semiconductors

номер детали MPF0900AMBA2ES
подробное описание детали  Nine-channel power management IC with advanced system safety monitoring
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF0900AMBA2ES датащи(HTML) 52 Page - NXP Semiconductors

Back Button MPF0900AMBA2ES Datasheet HTML 48Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 49Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 50Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 51Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 52Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 53Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 54Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 55Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 56Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 205 page
background image
NXP Semiconductors
PF09
Nine-channel power management IC with advanced system safety monitoring
TIMER_FAULT [3:0]
Fault timer value
1111
Reserved
Table 51. Fault timer...continued
While the fault timer is in progress, the processor is expected to take action to clear the fault condition. For
example, it could reduce its load in the event of a current limit fault, or turn off the regulator in the event of an
overvoltage fault.
If the fault is cleared before the fault timer expires, the state machine will resume normal operation, and the fault
timer will be restarted on the next fault condition.
If the fault does not clear before the timer expires, a hard fault is generated and the device will start a power-
down sequence. Once system regulators are turned off after a hard-fault shutdown, the device will move to the
Fail-safe transition in order to keep track of the number failing events in the system.
When the fault timer is disabled (TIMER_FAULT[3:0] = 0b0000), a persistent fault will not be able to start a
hard-fault condition. The system designer is responsible for planning the proper fault handling strategy suitable
to each specific application.
12.6.3 VAON fault management
12.6.3.1 VAON always-on mode
When the VAON supply is configured as an always-on supply, the fault detection and reaction depends on the
state and the fault mode configuration during the SYSTEM ON states.
In the low-power states, a low-power analog undervoltage monitor is implemented to detect when the VAON
output has gone below the VAON_LP_UV threshold. The low-power voltage monitor is intended to prevent
the system from becoming unresponsive due to a latch-up condition in the VAON domain, and it should not be
considered a safety-related block during the safety analysis of the PMIC.
When the VAON output falls below the VAON_LP_UV threshold during the OFF states, the regulator will
generate a self-reset cycle, applying an internal pulldown resistor for 600 µs to ensure the output voltage is
discharged, in order to ensure the load is able to cross its POR threshold before it proceeds to re-enable the
VAON output.
When the state machine reaches the DBGOFF state, the VAON will be monitored for OV and UV to ensure the
VAON output is in regulation before the power-up sequence can be started.
During the low-power STANDBY state (OTP_LP_STBY = 1) the VAON reaction to an OV/UV condition is
selected via the OTP_VAON_FMODE bit.
When the OTP_VAON_FMODE = 0, the VAON will ignore any OV/UV conditions and no protective reaction will
be available.
When the OTP_VAON_FMODE = 1, the low-power undervoltage monitor will be enabled to allow the system to
detect the VAON falling below the VAON_LP_UV threshold and generate a full PMIC power-down sequence.
In the low-power STANDBY state, the system may not support I2C communication, and most of the monitoring
circuits are disabled, including the system watchdog timer. A temporary loss of the VAON may result in a non-
responsive system. Therefore, when the VAON_LP_UV condition is present, the PF09 will start a full reset
condition, including the VAON supply last in the power-down sequence and applying the power-down delay
after the VAON Is disabled, in order to allow enough time for all rails to be discharged properly before the
system can re-enable the VAON regulator when it reaches the LPOFF state.
During the monitored system-on states (RUN and monitored STANDBY state), the VAON low-power
undervoltage monitor is disabled to allow the system to manage safety-related fault conditions via the
programable OV/UV monitor on VAON.
PF09
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 1.3 — 16 December 2025
Document feedback
52 / 205



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com