MPF0900AMBA2ES datasheet(77/205 Pages) NXP

77 / 205 page

NXP Semiconductors

PF09

Nine-channel power management IC with advanced system safety monitoring

The GPIO1 uses the OTP_SEQ_TBASE[1:0] and the OTP_GPO1_SEQ[7:0] bits to enable the GPO by default

at a specific time slot during the Power-up sequence. Refer to section 16.3.3 Regulator Power-up Sequence, for

a detailed description of the Power-up sequence.

The GPIO1 pin is designed to have independent control configuration during the RUN and the STANDBY states,

to allow full control of the GPIO1 when going in and out of the STANDBY state.

In the RUN state, the level of the GPIO1 pin can be controlled manually via the GPIO1_RUN bit.

GPIO1_RUN

GPIO1 state

Low

High

Table 83. GPIO1 state in RUN

In the STANDBY state, the level of the GPIO1 pin can be controlled manually via the GPIO1_STBY bit.

GPIO1_STBY

GPIO1 state

Low

High

Table 84. GPIO1 state in STANDBY

12.8.9.2 VSELECT mode

When the GPIO1 is operating in VSELECT mode, the GPIO1 pin is used as an input to select the output voltage

of LDO2 when VSELECT_EN = 1. In this mode of operation, the pin is provided with an internal pulldown

resistor to force a solid low condition in the event of a floating pin.

The VSELECT mode is available only when the LDO2 is operating in LDO mode. In all other LDO2 modes of

operation, the GPIO1 will operate as a GPO output regardless of the value in the OTP_GPIO1_MODE bit.

When the GPIO1 is operating in VSELECT mode, the output voltage of the LDO2 will be set via the GPIO1 pin,

or via the I2C bits (VLDO2_RUN[4:0] / VLDO2_STBY[4:0]).

VSELECT_EN

GPIO1 pin

LDO2 voltage selection

Low

3.3 V

High

1.8 V

VLDO2_RUN[4:0] / VLDO2_STBY[4:0]

Table 85. LDO2 voltage selection

The default value for the VSELECT_EN bit is set to 1 after power on, to allow the system MCU to keep control

of the LDO2 voltage.

In order to prevent an undetected transition of the LDO2 via the VSELECT, the device will generate the

VSELECT_I interrupt every time the VSELECT input toggles.

12.8.10 GPIO2

The GPIO2 pin is a programable general-purpose IO with a selectable open-drain or push-pull output buffer.

The GPIO pin is configurable as a general-purpose output (GPO) or a dedicated input to perform the LDO1EN

operation via the OTP_GPIO2_MODE[1:0] bit.

PF09

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 16 December 2025

Document feedback

77 / 205

MPF0900AMBA2ES датащи(PDF) 77 Page - NXP Semiconductors

MPF0900AMBA2ES датащи(HTML) 77 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL