LPC55S6X datasheet(98/128 Pages) NXP

98 / 128 page

LPC55S6x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.9 — 10 February 2020

98 of 128

NXP Semiconductors

LPC55S6x

32-bit ARM Cortex-M33 microcontroller

12.2 16-bit ADC characteristics

[1]

Linear data collected using a linear histogram technique.

[2]

The values listed are typical values and are not guaranteed. Based on characterization. Not tested in

production.

[3]

fclk(ADC) = 24 MHz, STS = 3, Power select = 1, Average setting = 1, fs = 1 Msample/s

[4]

Differential linear results assume offset 0.2% from VREFL and 0.2% from VREFH

[5]

The differential linearity error (ED) is the difference between the actual step width and the ideal step width.

[6]

The integral non-linearity (EL(adj)) is the peak difference between the center of the steps of the actual and

the ideal transfer curve after appropriate adjustment of gain and offset errors.

[7]

The offset error (EO) is the absolute difference between the straight line which fits the actual curve and the

straight line which fits the ideal curve.

[8]

The full-scale error voltage or gain error (EG) is the difference between the straight-line fitting the actual

transfer curve after removing offset error, and the straight line which fits the ideal transfer curve.

Table 37.

16-bit ADC static characteristics

Tamb = 40 C to +105 C; VDDA = 1.8 V to 3.6 V; ADC calibrated at T = 25C.

Symbol

Parameter

Conditions

Min[2]

Typ[2]

Max[2]

Unit

VIA

analog input

voltage

VDDA

Cia

analog input

capacitance

12-bit mode

16-bit mode

fclk(ADC)

ADC clock

frequency

-24

MHz

sampling

frequency

1.0

Msamples/s

differential

linearity error

16-bit differential mode,

CTYPE = 2

[1][2][3][4][5] -0.99

2.6

LSB

16-bit single ended mode,

CTYPE = 1

[1][2][3][4][5] -1

+9.5

LSB

EL(adj)

integral

non-linearity

16-bit differential mode,

CTYPE = 2

[1][2][3][4][6] -16

+16

LSB

16-bit single ended mode,

CTYPE = 1

[1][2][3][4][6] -12

+12

LSB

offset error

uncalibrated

[1][7] -2.3

Verr(FS)

full-scale error

voltage

uncalibrated

[1][8] -24

LSB

ENOB

[L:] Effective

number of bits

16-bit differential mode,

CTYPE = 2

[9] -

12.6

bits

16-bit single ended mode,

CTYPE = 1

[9] -

12.0

bits

THD

[L:] Total

Harmonic

Distortion

16-bit differential mode,

CTYPE = 2

[9] --85

16-bit single endedmode,

CTYPE = 1

[9] --85

SFDR

[L:] Spurious Free

Dynamic Range

16-bit differential mode,

CTYPE = 2

[9] -86

16-bit single ended mode,

CTYPE = 1

[9] -82

LPC55S6X датащи(PDF) 98 Page - NXP Semiconductors

LPC55S6X датащи(HTML) 98 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL