поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LPC55S6X датащи(PDF) 94 Page - NXP Semiconductors

номер детали LPC55S6X
подробное описание детали  32-bit Arm Cortex짰-M33; M33 coprocessor, TrustZone, PowerQuad, CASPER, 320 KB SRAM; 640 KB flash, USB HS,Flexcomm Interface, SDIO, 32-bit counter/ timers,SCTimer/PWM, PLU, 16-bit 1.0 Msamples/sec ADC,Comparator, Temperature Sensor, AES, PUF, SHA, CRC, RNG
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC55S6X датащи(HTML) 94 Page - NXP Semiconductors

Back Button LPC55S6X Datasheet HTML 90Page - NXP Semiconductors LPC55S6X Datasheet HTML 91Page - NXP Semiconductors LPC55S6X Datasheet HTML 92Page - NXP Semiconductors LPC55S6X Datasheet HTML 93Page - NXP Semiconductors LPC55S6X Datasheet HTML 94Page - NXP Semiconductors LPC55S6X Datasheet HTML 95Page - NXP Semiconductors LPC55S6X Datasheet HTML 96Page - NXP Semiconductors LPC55S6X Datasheet HTML 97Page - NXP Semiconductors LPC55S6X Datasheet HTML 98Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 128 page
background image
LPC55S6x
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2020. All rights reserved.
Product data sheet
Rev. 1.9 — 10 February 2020
94 of 128
NXP Semiconductors
LPC55S6x
32-bit ARM Cortex-M33 microcontroller
11.12 USART interface
The actual USART bit rate depends on the delays introduced by the external trace, the
external device, system clock (CCLK), and capacitive loading. Excluding delays
introduced by external device and PCB, the maximum supported bit rate for USART
master and slave synchronous mode is 10 Mbit/s. Excluding delays
introduced by external device and PCB, the maximum supported bit rate for USART
master and slave asynchronous mode is 6.25 Mbit/s.
[1]
Based on simulated values. Not tested in production.
Table 34.
USART dynamic characteristics[1]
Tamb = 40 C to 105 C; VDD = 1.8 V to 3.6 V; CL = 10 pF balanced loading on all pins; Input slew = 1 ns, SLEW setting =
fast-mode for all pins; Parameters sampled at the 50% level of the rising or falling edge.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
USART master (in synchronous mode)
tsu(D)
data input set-up time
6
-
-
ns
th(D)
data input hold time
0
-
-
ns
tv(Q)
data output valid time
5
-
11
ns
USART slave (in synchronous mode)
tsu(D)
data input set-up time
6
-
-
ns
th(D)
data input hold time
0
-
-
ns
tv(Q)
data output valid time
9
-
25
ns
Fig 19. USART timing
Un_SCLK (CLKPOL = 0)
TXD
RXD
Tcy(clk)
tsu(D) th(D)
tv(Q)
START
BIT0
tvQ)
Un_SCLK (CLKPOL = 1)
START
BIT0
BIT1
BIT1
aaa-015074



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com