LPC55S6X datasheet(67/128 Pages) NXP

67 / 128 page

LPC55S6x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.9 — 10 February 2020

67 of 128

NXP Semiconductors

LPC55S6x

32-bit ARM Cortex-M33 microcontroller

7.31.2.1 Features

• Performs SHA-1 and SHA-2(256) based hashing.

• Used with HMAC to support a challenge/response or to validate a message.

7.31.3 PUF

The PUF controller on the LPC55S6x provides generation and secure storage for keys

without storing the key. The PUF controller provides a unique key per device and exists in

that device based on the unique characteristics of PUF SRAM. Instead of storing the key,

a Key Code is generated, which in combination with the digital fingerprint is used to

reconstruct keys that are routed to the AES engine, for use by software, and by PRINCE

engine. PUF keys have a dedicated path to the AES engine and PRINCE engine. There is

no other mechanism by which keys can be observed.

7.31.3.1 Features

• Key strength of 256-bits.

• The PUF constructs 256-bit strength device unique PUF root key using the digital

fingerprint of a device derived from SRAM and error correction data called Activation

Code (AC). The Activation Code (AC) is generated during enrollment process. The

Activation Code (AC) should be stored on external non-volatile memory device in the

system.

• Generation, storage, and reconstruction of keys.

• Key sizes from 64 bits to 4096 bits.

• PUF controller allows storage of keys, generated externally or on chip, of sizes 64 bits

to 4096 bits.

• PUF controller combines keys with digital fingerprint of device to generate key codes.

These key codes should be provided to the controller to reconstruct original key. They

can be stored on external non-volatile memory device in the system.

• Key output via dedicated hardware interface or through register interface.

• PUF controller allows to assign a 4-bit index value for each key while generating key

codes. Keys that are assigned index value zero are output through HW bus,

accessible to AES and PRINCE engines only. Keys with non-zero index are available

through APB register interface.

• 32-bit APB interface.

7.31.4 Random Number Generator

The True Random Number Generators (TRNG) module is a hardware accelerator module

that generate 256-bit entropy. The purpose of the module is to generate high quality,

cryptographically secure, random data.

Random number generators are used for data masking, cryptographic, modeling and

simulation application which employ keys that must be generated in a random fashion

LPC55S6x embeds a hardware IP that - combined with appropriate software and the

availability of a stochastic model - can be used to generate

LPC55S6X датащи(PDF) 67 Page - NXP Semiconductors

LPC55S6X датащи(HTML) 67 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL