LPC55S6X datasheet(55/128 Pages) NXP

номер детали	LPC55S6X

подробное описание детали	32-bit Arm Cortex짰-M33; M33 coprocessor, TrustZone, PowerQuad, CASPER, 320 KB SRAM; 640 KB flash, USB HS,Flexcomm Interface, SDIO, 32-bit counter/ timers,SCTimer/PWM, PLU, 16-bit 1.0 Msamples/sec ADC,Comparator, Temperature Sensor, AES, PUF, SHA, CRC, RNG

PDF	128 Pages

Scroll/Zoom	100%

производитель	NXP [NXP Semiconductors]

домашняя страница	http://www.nxp.com

Logo

55 / 128 page

LPC55S6x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.9 — 10 February 2020

55 of 128

NXP Semiconductors

LPC55S6x

32-bit ARM Cortex-M33 microcontroller

7.26.2.2 USB1 host controller

The host controller enables high speed data exchange with USB devices attached to the

bus. It consists of register interface and serial interface engine. The register interface

complies with the Enhanced Host Controller Interface (EHCI) specification

Features

• EHCI compliant.

• Two downstream ports.

• Supports per-port power switching.

7.26.3 Flexcomm Interface serial communication

Each Flexcomm Interface provides a choice of peripheral functions, one of which must be

chosen by the user before the function can be configured and used.

7.26.3.1 Features

• USART with asynchronous operation or synchronous master or slave operation.

• SPI master or slave with up to 4 slave selects.

• I2C, including separate master, slave, and monitor functions.

• Flexcomm interfaces 0 to 7 each provide one channel pair of I2S.

• Data for USART, SPI, and I2S traffic uses the Flexcomm FIFO. The I2C function does

not use the FIFO.

7.26.3.2 SPI serial I/O (SPIO) controller

Features

• Maximum supported bit rate for SPI master mode (transmit/receive) is 50 Mbit/s. The

maximum supported bit rate for SPI slave receive mode is 25 Mbit/s and for SPI slave

transmit mode is 50 Mbits/s.

• Master and slave operation.

• Data frames of 4 to 16 bits supported directly. Larger frames supported by software.

• The SPI function supports separate transmit and receive FIFOs with eight entries

each.

• Supports DMA transfers: SPIn transmit and receive functions can operated with the

system DMA controller.

• Data can be transmitted to a slave without the need to read incoming data. This can

be useful while setting up an SPI memory.

• Up to Four Slave Select input/outputs with selectable polarity and flexible usage.

7.26.3.3 I2C-bus interface

The I2C-bus is bidirectional for inter-IC control using only two wires: a serial clock line

(SCL) and a serial data line (SDA). Each device is recognized by a unique address and

can operate as either a receiver-only device (for exanple, an LCD driver) or a transmitter

with the capability to both receive and send information (such as memory). Transmitters

LPC55S6X датащи(PDF) 55 Page - NXP Semiconductors

LPC55S6X датащи(HTML) 55 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL