
HT80C51 User Manual
Memory Organization – Special Function Registers
Handshake Solutions
© Philips Electronics N.V. 2005
Page 13 of 132
2.5.
Special Function Registers
The upper address range of the direct addressable data memory is occupied by the special function
registers (SFRs). These registers not only serve as data storage, they also have special function for
the CPU or peripherals they are attached to. A map of this area is shown in [Figure 6].
F8
FF
F0
B
SPCR
SPSR
SPDR
F7
E8
EF
E0
ACC
E7
D8
S1CON S1STA S1DAT S1ADR
DF
D0
PSW
D7
C8
XRAMP
CF
C0
C7
B8
IP
BF
B0
B7
A8
IE
AF
A0
A7
98
SCON
SBUF
9F
90
97
88
TCON
TMOD
TL0
TL1
TH0
TH1
8F
80
SP
DPL
DPH
PCON
87
↑ SFRs in this column are bit addressable
[Figure 6]
SFR memory map
Note that in the SFR-map not all of the addresses are occupied. Unoccupied addresses are not im-
plemented on the chip. Read accesses to these unimplemented SFR locations will in general return
random data, and write accesses will have no effect. User software should not write 1s to these unim-
plemented locations, since they may be used in other 80C51 Family derivative products to invoke new
features.
There are two types of special functions registers: registers, which are part of the CPU and often di-
rectly used by certain instructions, and SFRs, which are implemented in peripheral blocks. The SFRs
of the CPU are available in all derivatives of this microcontroller and are described in the text below.
Peripheral blocks are optional and so are the SFRs, which are implemented inside these peripherals.
Therefore the peripheral SFRs are described with the peripheral blocks in Chapter 5.