поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/26 датащи(PDF) 148 Page - Renesas Technology Corp

номер детали M16C/26
подробное описание детали  16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/26 датащи(HTML) 148 Page - Renesas Technology Corp

Back Button M16C/26 Datasheet HTML 144Page - Renesas Technology Corp M16C/26 Datasheet HTML 145Page - Renesas Technology Corp M16C/26 Datasheet HTML 146Page - Renesas Technology Corp M16C/26 Datasheet HTML 147Page - Renesas Technology Corp M16C/26 Datasheet HTML 148Page - Renesas Technology Corp M16C/26 Datasheet HTML 149Page - Renesas Technology Corp M16C/26 Datasheet HTML 150Page - Renesas Technology Corp M16C/26 Datasheet HTML 151Page - Renesas Technology Corp M16C/26 Datasheet HTML 152Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 239 page
background image
Renesas Technology Corp.
UART2 Special Mode Register
142
M16C/26 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Under
development
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative and subject to change.
TxD2/SDA2
RxD2/SCL2
CLK
control
CLK2
Falling edge
detection
UART2 reception/ACK interrupt
request, DMA1 request
To DMA0, DMA1
To DMA0, DMA1
I/O
Timer
UARTi
Timer
UART2
IICM=1
IICM=0
or IICM2=1
IICM=1
and IICM2=0
SDHI
Noize
Filter
Timer
UARTi
UART2
I/O
D
T
Q
D
T
Q
D
T
Q
NACK
ACK
UART2
UARTi
IICM=1
IICM=0
IICM=0
IICM=1
IICM=1
IICM=0
S
R
Q
IICM=1
IICM=0
I/O
R
Q
ALS
IICM=0
SWC2
Falling edge of 9 bit
SWC
IICM=1
and IICM2=0
IICM=0
or IICM2=1
Selector
Selector
Selector
Noize
Filter
Noize
Filter
*
With IICM set to 1, the port terminal is to be readable
even if 1 is assigned to P71 of the direction register.
Port reading
External clock
Internal clock
9th pulse
Bus collision
detection
Bus collision/start, stop condition
detection interrupt request
UART2 transmission/NACK
interrupt request
Start condition
detection
Stop condition
detection
L-synchronous
output enabling
bit
(Port P71 output data latch)
Data bus
Reception register
Bus busy
Transmission
register
Arbitration
Analog
delay
Figure 1.15.28. Functional block diagram for I2C mode
Figure 1.15.28 shows the functional block diagram for I2C mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com