поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/26 датащи(PDF) 6 Page - Renesas Technology Corp

номер детали M16C/26
подробное описание детали  16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/26 датащи(HTML) 6 Page - Renesas Technology Corp

Back Button M16C/26 Datasheet HTML 2Page - Renesas Technology Corp M16C/26 Datasheet HTML 3Page - Renesas Technology Corp M16C/26 Datasheet HTML 4Page - Renesas Technology Corp M16C/26 Datasheet HTML 5Page - Renesas Technology Corp M16C/26 Datasheet HTML 6Page - Renesas Technology Corp M16C/26 Datasheet HTML 7Page - Renesas Technology Corp M16C/26 Datasheet HTML 8Page - Renesas Technology Corp M16C/26 Datasheet HTML 9Page - Renesas Technology Corp M16C/26 Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 239 page
background image
Description
1
Renesas Technology Corp.
M16C/26 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Under
development
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative and subject to change.
Description
The M16C/26 group of single-chip microcomputers incorporates Renesas' 16-bit M16C/60 Series CPU core,
fabricated in a high-performance silicon gate CMOS process and packaged in 48-pin plastic molded LQFPs.
Noted for fast instruction processing, these microcomputers are designed to operate using a sophisticated,
yet highly-efficient instruction set. Their design is optimized for general application to the home, office, audio,
and industrial sectors.
The M16C/26 group comprises a range of products of varied configuration. Note that the term "Virtual
EEPROM" is used in this manual to denote Flash ROM blocks capable of a very high number of erase/write
cycles. Simulated byte or word erase/write (E/W) requires firmware (available from Renesas).
Features
• Memory ..................................................................Flash ROM 24K to 64K bytes (1K minimum erase/write cycles)
plus Flash ROM 2K bytes x 2 blocks as Virtual EEPROM
(10K minimum erase/write cycles, 100K typical erase/write cycles)
Erase/write voltage for flash is from Vcc = 2.7 to 5.5 V
RAM 1K to 2K bytes.
• Shortest Instruction Execution Time ......................50ns (f(XIN)=20 MHz, Vcc=3.0V to 5.5V)
100ns (f(Xin)=10 MHz, Vcc=2.7V to 5.5V)
• Supply Voltage ......................................................Vcc = 3.0V to 5.5V (f(Xin) = 20MHz, no wait)
Vcc = 2.7V to 5.5V (f(Xin) = 10MHz, no wait)
• Low Power Consumption .......................................0.7uA (typ) Icc, Stop mode, Vcc = 3.0V,
1.8 uA (typ) Icc at 32kHz Wait mode, Vcc = 3.0V
25uA (typ) Icc at 32KHz mode with RAM access (Flash sleep)
16mA (typ) Icc at 20 MHz, Vcc = 5.0V
• Interrupts ...............................................................20 internal and 7 external interrupt sources
4 software interrupt sources; 7 priority levels
• Serial I/O ...............................................................2 U(S)ART/SIO (UART 0/1)
1 U(S)ART/SIO/I2C bus/IEBus (UART 2) (Note 1,2)
• DMAC ....................................................................2 Channels
• A-D Converter .......................................................10 bits X 8 channels
• Watchdog Timer ....................................................1 15-bit timer (switchable to internal ring oscillator)
• Timers ...................................................................8 16-bit timers
• 5 Timer A (Event counter, Event timer, One-shot generator, Pulse
width measurement generation, Quadrature counter)
• 3 Timer B (Event counter, Period measurement,
Pulse width measurement, Timer)
• 3-phase PWM generators for motor control
• Key-on Wake Up ...................................................4 inputs
• Programmable I/O .................................................38 lines
• Brown-out Monitor .................................................With interrupt, reset and RAM retention flag capability.
• Clock Generation Circuit .......................................3 built-in clock generation circuits
• 2 internal clock generators (supports ceramic or quartz oscillator);
crystal failure detect
• 1 internal ring oscillator
Note 1: I2C bus is a registered trademark of Koninklijke Philips Electronics N. V.
Note 2: IEBus is a registered trademark of NEC Electronics Corporation.
Specifications written in this manual are believed to be accurate, but are not guaranteed to be
entirely free of error. Specifications in this manual may be changed for functional or performance
improvements. Please make sure your manual is the latest edition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com