| поискавой системы для электроныых деталей |
|
USB97C102 датащи(PDF) 74 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
USB97C102 датащи(HTML) 74 Page - SMSC Corporation |
|
74 / 80 page ![]() SMSC DS – USB97C102 Page 74 Rev. 03/23/2000 FIGURE 16 – 8051 IO READ CYCLE Table 123 – 8051 IO Read Timing Parameters NAME DESCRIPTION MIN MAX EQUIATION UNITS t1 SA[x] and AEN Valid to nIOR Asserted 107 4t-60 ns t2 nIOR Asserted to nIOR Deasserted 150 6t-100 ns t3 nIOR Asserted to SA[x] Invalid 32 t-10 ns t4 nIOR Asserted to Data Valid 0 ns t5 Data Hold/Float from nIOR Deasserted 0 ns t6 nIOR Asserted after nIOR Deasserted 32 t-10 ns t7 nIOR Asserted after nIOW Deasserted 32 t-10 ns t8 nIOR Asserted to AEN Valid 10 ns t9 Data Valid to nIOR Deassereted 30 ns t10 nIOR Deasserted to SD[x] tri-state 32 t-10 ns Note: Min and Max delays shown for 8051 clk of 24 MHz, to calculate typical timing delays for other clock frequencies use Oscillator Equations, where t=1/fCLK. FIGURE 17 - INPUT CLOCK TIMING Table 124 - Input Clock Timing Parameters NAME DESCRIPTION MIN TYP MAX UNITS t1 Clock Cycle Time for 24 MHz 41.67 ns t2 Clock High Time/Low Time for 14.318 MHz 25/16.7 16.7/25 ns tr, tf Clock Rise Time/Fall Time (not shown) 5 ns t2 t1 t2 CLOCKI t3 t1 t2 t4 t5 DATA VALID AEN SA[x] nIOR SD[x] nIOW/nIOR t6 t7 t8 t9 t10 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |