поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

USB97C102 датащи(PDF) 45 Page - SMSC Corporation

номер детали USB97C102
подробное описание детали  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SMSC [SMSC Corporation]
домашняя страница  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C102 датащи(HTML) 45 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 41Page - SMSC Corporation USB97C102 Datasheet HTML 42Page - SMSC Corporation USB97C102 Datasheet HTML 43Page - SMSC Corporation USB97C102 Datasheet HTML 44Page - SMSC Corporation USB97C102 Datasheet HTML 45Page - SMSC Corporation USB97C102 Datasheet HTML 46Page - SMSC Corporation USB97C102 Datasheet HTML 47Page - SMSC Corporation USB97C102 Datasheet HTML 48Page - SMSC Corporation USB97C102 Datasheet HTML 49Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 80 page
background image
SMSC DS – USB97C102
Page 45
Rev. 03/23/2000
Table 80 - Pointer Register (High)
PRH
(0x7F51)
POINTER REGISTER (HIGH)
BIT
NAME
R/W
DESCRIPTION
7
RCV
R/W
0 = The packet at 0x6000 is the packet pointed to by the PNR
register.
1 = The packet available at 0x6000 is the packet pointed to by the
packet on the top of the RX Packet Number FIFO.
6
AUTO_INCR
R/W
0 = Auto-increment is disabled
1 = Causes the PRH:PRL register to be automatically
incremented each time the 0x6000 data window is accessed.
5
READ
R/W
Data register direction. This bit is required for the MMU/Arbiter to
provide a transparent interface to the buffer RAM for the MCU.
When first set, the MMU immediately fills the read FIFO. The
MCU must wait 2.5us (60 Arbiter clocks) after writing to the
MMU_DATA register before changing this bit from '0' to '1'.
0 = WRITE
1 = READ
[4:3]
Reserved
R
Reserved
[2:0]
A[10:8]
R/W
MSB of the (0-1277 Max) offset of the allocated Packet Pointed to
by PNR. The byte(s) pointed to by this register can be read and
written to by the MCU at 0x6000.
Note: This register must be written after PRL for its value to take effect.
Table 81 - Transmit FIFO Select Register
MMUTX_SEL
(0x7F52)
TRANSMIT FIFO SELECT REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:4]
Reserved
R
Reserved
[3:0]
EP[3:0]
R/W
This register selects which Endpoint Commands "110" and "111"
will affect when issued to the MMU
Note: This register must be written before writing the “Enqueue Packet into Endpoint x” or the “Reset TX Endpoint x”
command to the MMUCR.
Table 82 - MMU Command Register
MMUCR
(0x7F53)
MMU COMMAND REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:5]
MMU_CMD
W
MMUCR COMMAND SET
4
Reserved
W
Reserved, writes are ignored and read return “0”
[3:0]
N[3:0]
W
Number of 128 byte Pages. N[3..0]=0000 indicates 1 page, and
N[3..0]=1001 indicates 10 pages, or 1280 bytes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com