| поискавой системы для электроныых деталей |
|
USB97C102 датащи(PDF) 47 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
USB97C102 датащи(HTML) 47 Page - SMSC Corporation |
|
47 / 80 page ![]() SMSC DS – USB97C102 Page 47 Rev. 03/23/2000 MMU Free Pages Register MMU Free Pages bits, and a global NAK_ALLRX (this can only NACK OUT and Bulk packets) control bit for the firmware to view the real time status of the 32 page allocation bits. This allows the MCU to set NAK_ALLRX which would inhibit the SIE from asking the SIEDMA to allocate packets, MCU checks how many pages are left, issue an allocate if enough are free, and then release the SIE/SIEDMA. For the current design, the number of free pages would range from 0x00 to 0x1F (32) pages left unallocated. The indication of pages free may be invalid during an allocation or deallocation. Table 85 - PAGES FREE IN THE MMU PAGS_FREE (0x7F56 - RESET=0x20) PAGES FREE IN THE MMU BIT NAME R/W DESCRIPTION 7 NAK_ALLRX R/W NACK All received packets 0 = Normal Operation (Default) 1 = NACK all RX packets 6 Reserved 0 Reserved [5:0] PAGS_FREE R These bits indicate the number of free pages in the MMU. Note 1: Firmware can set a NAK_ALLRX bit to inhibit the SIE from asking the SIEDMA to allocate any pages while the MCU is observing the page free bits. Note 2: This register is used to indicate how many pages are left in many situations, including after an RX_OVRN, before a multi-packet allocation, etc. This eliminates the possibility of a failed allocation, simplifying software without adding additional hardware to abort an allocation. 32 BYTE DEEP TX COMPLETION FIFO REGISTER Table 86 - TX Management Register 2 TX_MGMT (0x7F57 - RESET=0x80) TX Management Register BIT NAME R/W DESCRIPTION 7 CTX_EMTY R Completed TX FIFO empty status 0 = Has one or more TX packet 1 = Empty 6 CTX_FULL R Completed TX FIFO full status 0 = Not FULL 1 = FULL 5 Reserved R Reserved [4:0] CTX_FIFO R This is the data port for the 32 deep TX completion FIFO. This FIFO is automatically updated by hardware with the last successfully completed transmit packet. It is the responsibility of software to ensure that this FIFO never overflows and/or becomes full. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |