USB97C102 datasheet(34/80 Pages) SMSC

34 / 80 page

SMSC DS – USB97C102

Page 34

Rev. 03/23/2000

Table 45 - Channel 0 Byte Count Register

CH0_CNT

(ISA 0x0001)

CHANNEL 0 BYTE COUNT

BIT

NAME

R/W

DESCRIPTION

[7:0]

CH0_CNTL

R/W

Lower 8 bits of Byte Count when Byte F/F = 0

[7:0]

CH0_CNTH

R/W

Upper 8 bits of Byte Count when Byte F/F = 1

Note:

The CLEAR_FF register should be written to before writing this register to guarantee which byte (high or low)

is being written. See Address Programming Table for 16 bit Address definitions.

Table 46 - Channel 1 Current Address Register

CH1_ADDR

(ISA 0x0002)

CHANNEL 1 CURRENT ADDRESS

BIT

NAME

R/W

DESCRIPTION

[7:0]

CH1_ADDRL

R/W

Lower 8 bits of Base and Current Address when Byte F/F = 0

[7:0]

CH1_ADDRH

R/W

Upper 8 bits of Base and Current Address when Byte F/F = 1

Note:

The CLEAR_FF register should be written to before writing this register to guarantee which byte (high or low)

is being written. See the Address Programming Table for 16 bit Address definitions.

Table 47 - Channel 1 Byte Count Register

CH1_CNT

(ISA 0x0003)

CHANNEL 1 BYTE COUNT

BIT

NAME

R/W

DESCRIPTION

[7:0]

CH1_CNTL

R/W

Lower 8 bits of Byte Count when Byte F/F = 0

[7:0]

CH1_CNTH

R/W

Upper 8 bits of Byte Count when Byte F/F = 1

Note:

The CLEAR_FF register should be written to before writing this register to guarantee which byte (high or low)

is being written. See Address Programming Table for 16 bit Address definitions.

Table 48 - Channel 2 Current Address Register

CH2_ADDR

(ISA 0x0004)

CHANNEL 2 CURRENT ADDRESS

BIT

NAME

R/W

DESCRIPTION

[7:0]

CH2_ADDRL

R/W

Lower 8 bits of Base and Current Address when Byte F/F = 0

[7:0]

CH2_ADDRH

R/W

Upper 8 bits of Base and Current Address when Byte F/F = 1

Note:

The CLEAR_FF register should be written to before writing this register to guarantee which byte (high or low)

is being written. See the Address Programming Table for 16 bit Address definitions.

Table 49 - Channel 2 Byte Count Register

CH2_CNT

(ISA 0x0005)

CHANNEL 2 BYTE COUNT

BIT

NAME

R/W

DESCRIPTION

[7:0]

CH2_CNTL

R/W

Lower 8 bits of Byte Count when Byte F/F = 0

[7:0]

CH2_CNTH

R/W

Upper 8 bits of Byte Count when Byte F/F = 1

Note:

The CLEAR_FF register should be written to before writing this register to guarantee which byte (high or low)

is being written. See Address Programming Table for 16 bit Address definitions.

Table 50 - Channel 3 Current Address Register

CH3_ADDR

(ISA 0x0006)

CHANNEL 3 CURRENT ADDRESS

BIT

NAME

R/W

DESCRIPTION

[7:0]

CH3_ADDRL

R/W

Lower 8 bits of Base and Current Address when Byte F/F = 0

[7:0]

CH3_ADDRH

R/W

Upper 8 bits of Base and Current Address when Byte F/F = 1

Note:

The CLEAR_FF register should be written to before writing this register to guarantee which byte (high or low)

is being written. See the Address Programming Table for 16 bit Address definitions.

USB97C102 датащи(PDF) 34 Page - SMSC Corporation

USB97C102 датащи(HTML) 34 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL