поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

USB97C102 датащи(PDF) 28 Page - SMSC Corporation

номер детали USB97C102
подробное описание детали  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SMSC [SMSC Corporation]
домашняя страница  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C102 датащи(HTML) 28 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 24Page - SMSC Corporation USB97C102 Datasheet HTML 25Page - SMSC Corporation USB97C102 Datasheet HTML 26Page - SMSC Corporation USB97C102 Datasheet HTML 27Page - SMSC Corporation USB97C102 Datasheet HTML 28Page - SMSC Corporation USB97C102 Datasheet HTML 29Page - SMSC Corporation USB97C102 Datasheet HTML 30Page - SMSC Corporation USB97C102 Datasheet HTML 31Page - SMSC Corporation USB97C102 Datasheet HTML 32Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 80 page
background image
SMSC DS – USB97C102
Page 28
Rev. 03/23/2000
Table 33 - Wakeup Mask 1 Register
WU_MSK_1 (Note 1)
(0x7F2B - RESET=0x07 )
WAKEUP MASK 1
BIT
NAME
R/W
DESCRIPTION
[7:3]
Reserved
R
Reserved
2
USB_Reset
R/W
External wakeup event.
0 = Enabled
1 = Masked
1
Resume
R/W
External wakeup event.
0 = Enabled
1 = Masked
0
Suspend
R/W
Internal wakeup event.
0 = Enabled
1 = Masked
Suspend – If 3ms of IDLE state are detected by the hardware,
then this bit, when set (1) will cause an interrupt to the MCU
Note 1: Interrupt events enabled by these bits are routed to the PWR_MNG Bit 0 in the ISR_1 register.
Table 34 - Wakeup Source 2 Register
WU_SRC_2
(0x7F2C - RESET=0x00)
WAKEUP SOURCE 2
BIT
NAME
R/W
DESCRIPTION
[7:4]
'0'
R/W
Reserved
3
IRQ3
R/W
External Interrupt state since WU_SRC_2 was last read.
0 = Unchanged
1 = Changed
2
IRQ2
R/W
External Interrupt state since WU_SRC_2 was last read.
0 = Unchanged
1 = Changed
1
IRQ1
R/W
External Interrupt state since WU_SRC_2 was last read.
0 = Unchanged
1 = Changed
0
IRQ0
R/W
External Interrupt state since WU_SRC_2 was last read.
0 = Unchanged
1 = Changed
Note 1: Any transition from high to low, or low to high on the associated input sets these bits.
Note 2: The bits in this register are cleared by writing a ‘1’ to the corresponding bit.
Note 3: Since this register will report any status change, when devices are to be powered down while monitored, the
appropriate bits must be masked until the device is armed correctly.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com