поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/26 датащи(PDF) 153 Page - Renesas Technology Corp

номер детали M16C/26
подробное описание детали  16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/26 датащи(HTML) 153 Page - Renesas Technology Corp

Back Button M16C/26 Datasheet HTML 149Page - Renesas Technology Corp M16C/26 Datasheet HTML 150Page - Renesas Technology Corp M16C/26 Datasheet HTML 151Page - Renesas Technology Corp M16C/26 Datasheet HTML 152Page - Renesas Technology Corp M16C/26 Datasheet HTML 153Page - Renesas Technology Corp M16C/26 Datasheet HTML 154Page - Renesas Technology Corp M16C/26 Datasheet HTML 155Page - Renesas Technology Corp M16C/26 Datasheet HTML 156Page - Renesas Technology Corp M16C/26 Datasheet HTML 157Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 239 page
background image
UART2 Special Mode Register 3
147
Renesas Technology Corp.
M16C/26 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Under
development
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative and subject to change.
Function
SCL initial and last value
Transfer interrupt factor
Data transfer times from UART
receive shift register to receive
buffer register
CKPH = 0, IICM = 1, IICM2 = 1
Initial value = H, last value = L
Rising edge of 9th bit
Falling edge of 9th bit
CKPH = 1, IICM = 1, IICM2 = 1
Initial value = L, last value = L
Falling edge of 10th bit
Two times :falling edge of 9th bit
and rising edge of 9th bit
(2) CKPH= "1" (IICM=1, IICM2=1)
(1) CKPH= "0" (IICM=1, IICM2=1)
(Internal clock, transfer data 9 bits long and MSB first selected.)
D6
D5
D4
D3
D2
D1
D8
D7
SDA
SCL
D0
Receive interrupt
Transmit interrupt
Transfer to receive buffer
(Internal clock, transfer data 9 bits long and MSB first selected.)
D6
D5
D4
D3
D2
D1
D8
D7
SDA
SCL
D0
Receive interrupt
Transmit interrupt
Transfer to receive buffer
Figure 1.15.30. Functions changed by clock phase set bits
Bit 1 of UART2 special mode register 3 (address 037516) are used to clock phase set bit. Figure1.15.9
shows UART2 special mode register 3.
When both the IIC mode select bit (bit 0 of UART2 special mode select register) and the IIC mode select
bit 2 (bit 0 of U2SMR2 register) are “1”, functions changed by these bits are shown in table 1.15.16 and
figure 1.15.30.
Bits 5 to 7 of UART2 special mode register 3 are SDA digital delay setting bits. By setting these bits, it is
possible to turn the SDA delay OFF or set the BRG count source delay to 2 to 8 cycles.
Table 1.15.16. Functions changed by clock phase set bits
UART2 Special Mode Register 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com