HC705MC4GRSSLASHD datasheet(98/180 Pages) NXP

номер детали	HC705MC4GRS/D

подробное описание детали	General Release Specification

PDF	180 Pages

Scroll/Zoom	100%

производитель	NXP [NXP Semiconductors]

домашняя страница	http://www.nxp.com

Logo

98 / 180 page

Pulse Width Modulator

MC68HC705MC4 — Rev. 2.0

Pulse Width Modulator

The RATE register selects the PWM counter input clock rate, defining

the PWM period. This register is buffered but not interlocked with other

registers. Therefore, writes to the RATE register will become effective

immediately (if the corresponding update bit has been set) or at the end

of the current PWM period (if the corresponding update bit has been

cleared), irrespective of the state of any interlock mechanism.

Figure 10-2. PWM Register Structure

WRITE

ALL WRITES WRITE TO THE BUFFER REGISTERS

TRANSFER ENABLES AT END OF PWMB PERIOD

ALL READS READ FROM THE EFFECTIVE REGISTERS

TRANSFER ENABLES AT END OF PWMA PERIOD

WRITE

$14

READ

$14

CTL-A EFFECTIVE)

CTL-A (BUFFER)

WRITE

$15

READ

$15

CTL-B (EFFECTIVE)

CTL-B (BUFFER)

WRITE

$16

READ

$16

RATE (EFFECTIVE)

RATE (BUFFER)

$10

READ

$10

DATA-A (EFFECTIVE)

DATA-A (BUFFER)

WRITE

$12

READ

$12

DATA-B (EFFECTIVE)

DATA-B(BUFFER)

$11

$13

$11

$13

*Subject to satisfying interlock conditions and the state of the corresponding UPDATE bit

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705MC4GRS/D датащи(PDF) 98 Page - NXP Semiconductors

HC705MC4GRS/D датащи(HTML) 98 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL