| поискавой системы для электроныых деталей |
|
HC705MC4GRS/D датащи(PDF) 50 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705MC4GRS/D датащи(HTML) 50 Page - NXP Semiconductors |
|
50 / 180 page ![]() Resets MC68HC705MC4 — Rev. 2.0 Resets Figure 5-1. Reset Block Diagram 5.3 External Reset The RESET input is the only external reset and is connected to an internal Schmitt trigger. The external reset occurs whenever the RESET input is driven below the lower threshold and remains in reset until the RESET pin rises above the upper threshold. The upper and lower thresholds are given in Section 14. Electrical Specifications. 5.4 Internal Resets The three internally generated resets are the illegal address, the initial power-on reset (POR) function, and the computer operating properly (COP) watchdog timer function. RESET RST POWER-ON RESET (POR) RESET COP WATCHDOG (COPR) VDD OSC DATA ADDRESS LATCH TO CPU AND PERIPHERALS INTERNAL CLOCK INSTRUCTION LOAD CLOCK ADDRESS ILLEGAL ADDRESS 4-CYCLE COUNTER Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |