HC705MC4GRSSLASHD datasheet(75/180 Pages) NXP

75 / 180 page

Analog Subsystem

A/D Status and Control Register

General Release Specification

Analog Subsystem

8.6 A/D Status and Control Register

The following paragraphs describe the function of the A/D status and

control register.

COCO — Conversions Complete

This read-only status bit is set when a conversion is completed,

indicating that the A/D data register contains valid results. This bit is

cleared whenever the A/D status and control register is written and a

new conversion is automatically started or whenever the A/D data

A/D status and control register, conversions of the selected channel

will continue every 32 cycles until the A/D status and control register

is written again. In this continuous conversion mode, the A/D data

cycles. Data from the previous conversion will be overwritten

regardless of the state of the COCO bit prior to writing.

ADRC — A/D RC Oscillator Control

When the RC oscillator is selected (ADRC = 1) to be the A/D clock

source, it requires a time, tADRC, to stabilize. Results can be

inaccurate during this time. If the CPU clock is running below 1 Mhz,

the RC oscillator must be used.

When ADRC = 0, the A/D uses the CPU clock.

Address:

$0025

Bit 7

654321

Bit 0

Read:

COCO

ADRC

ADON

CH3

CH2

CH1

CH0

Write:

Reset:

00000000

= Unimplemented

Figure 8-2. A/D Status and Control Register (ADSCR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705MC4GRS/D датащи(PDF) 75 Page - NXP Semiconductors

HC705MC4GRS/D датащи(HTML) 75 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL