поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705MC4GRS/D датащи(PDF) 90 Page - NXP Semiconductors

номер детали HC705MC4GRS/D
подробное описание детали  General Release Specification
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705MC4GRS/D датащи(HTML) 90 Page - NXP Semiconductors

Back Button HC705MC4GRS/D Datasheet HTML 86Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 87Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 88Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 89Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 90Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 91Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 92Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 93Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 94Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 180 page
background image
16-Bit Timer
MC68HC705MC4 — Rev. 2.0
16-Bit Timer
9.6 Timer Control Register
The timer control (TCR) and free-running counter (TMRH, TMRL,
ACRH, ACRL) registers are the only registers of the 16-bit timer affected
by reset. The output compare port (TCMP) is forced low after reset and
remains low until OLVL is set and a valid output compare occurs.
ICIE2 — Input Capture Interrupt Enable 2
Bit 7, when set, enables input capture 2 interrupts to the CPU. The
interrupt will occur at the same time bit 7 (ICF2) in the TSR register is
set.
ICIE1 — Input Capture Interrupt Enable 1
Bit 6, when set, enables input capture 1 interrupts to the CPU if and
only if the TCMP/TCAP1 bit (bit 3) is cleared. The interrupt will occur
at the same time bit 6 (ICF1) in the TSR register is set. If the
TCMP/TCAP1 bit is set, the input capture 1 interrupt is disabled,
regardless of the state of the ICIE1 bit.
TOIE — Timer Overflow Interrupt Enable
Bit 5, when set, enables timer overflow (rollover) interrupts to the
CPU. The interrupt will occur at the same time bit 5 (TOF) in the TSR
register is set.
OCIE — Output Compare Interrupt Enable
Bit 4, when set, enables output compare interrupts to the CPU if and
only if the TCMP/TCAP1 bit (bit 3) is set. The interrupt will occur at the
same time bit 4 (OCF) in the TSR register is set. If the TCMP/TCAP1
bit is cleared, the output compare interrupt is disabled, regardless of
the state of the OCIE bit.
Address:
$0017
Bit 7
654321
Bit 0
Read:
ICIE2
ICIE1
TOIE
OCIE
TCMP/
TCAP1
IEDG1
IEDG2
OLVL
Write:
Reset:
00000
U
U
0
= Unimplemented
U= Unaffected
Figure 9-11. Timer Control Register (TCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com