поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705MC4GRS/D датащи(PDF) 54 Page - NXP Semiconductors

номер детали HC705MC4GRS/D
подробное описание детали  General Release Specification
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705MC4GRS/D датащи(HTML) 54 Page - NXP Semiconductors

Back Button HC705MC4GRS/D Datasheet HTML 50Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 51Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 52Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 53Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 54Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 55Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 56Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 57Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 58Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 180 page
background image
Operating Modes
MC68HC705MC4 — Rev. 2.0
Operating Modes
The conditions required to enter each mode are shown in Table 6-1. The
mode of operation is determined by:
1. The voltages on the IRQ and PD7/TCAP2 pins on the rising edge
of the external RESET pin.
2. The subsequent rising edge of RESET after an internal reset pulls
the RESET pin low.
6.3 User Mode
The user mode allows the MCU to function as a self-contained
microcontroller, with maximum use of the pins for on-chip peripheral
functions. All address and data activity occurs within the MCU and are
not available externally. User mode is entered on the rising edge of
RESET if the IRQ pin is within the normal operating voltage range.
In the user mode, port A shares six of its eight input/output (I/O) lines
with the dual channel pulse-width modulator (PWM) subsystem. Port B
shares two of its four I/O lines with the serial communications interface
(SCI) subsystem. Port C shares all of its 8-bit I/O lines with the
analog-to-digital (A/D) subsystem. Port D shares its two port lines with
the 16-bit timer subsystem.
The pinout for user mode is shown in Figure 1-2 and Figure 1-3.
Table 6-1. Operating Mode Conditions after Reset
RESET Pin
IRQ/VPP
PD7/TCAP2
Mode
VSS to VDD
VSS to VDD
User
VPP
VDD
Bootloader
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com