поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705MC4GRS/D датащи(PDF) 44 Page - NXP Semiconductors

номер детали HC705MC4GRS/D
подробное описание детали  General Release Specification
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705MC4GRS/D датащи(HTML) 44 Page - NXP Semiconductors

Back Button HC705MC4GRS/D Datasheet HTML 40Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 41Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 42Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 43Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 44Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 45Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 46Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 47Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 48Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 180 page
background image
Interrupts
MC68HC705MC4 — Rev. 2.0
Interrupts
IRQM — IRQ Enable Mask
The IRQM bit is a read/write bit that will disable the IRQ interrupt when
set. IRQM is cleared by reset.
1 = IRQ interrupt request disabled
0 = IRQ interrupt request enabled
IRQS — IRQ Sensitivity
The IRQS bit is a read/write bit that will select whether the IRQ
interrupt is edge-sensitive only or both edge-sensitive and
level-sensitive. IRQS is cleared by reset.
1 = Both edge-sensitive and level-sensitive
0 = Edge-sensitive only
EDGE — IRQ Active Edge Select
The EDGE bit is a read/write bit that allows the user to select which
edge, rising or falling, of the signal at the IRQ pin will generate an
interrupt. Both rising and falling edge sensitivity may be achieved in
software by toggling the EDGE bit from within the IRQ service routine.
EDGE is cleared by reset.
1 = Rising edge IRQ interrupt
0 = Falling edge IRQ interrupt
REQ — IRQ Interrupt Request
The REQ bit is a read-only bit. The IRQ interrupt request bit and latch
are cleared during IRQ exception processing. Therefore, one external
IRQ interrupt pulse can be latched and subsequently serviced as
soon as the I bit is cleared. REQ will be cleared by reset.
1 = IRQ interrupt request pending
0 = No IRQ interrupt request pending
Address:
$000F
Bit 7
654321
Bit 0
Read:
IRQM
IRQS
EDGE
0
REQ
0
0
0
Write:
ACK
Reset:
00000000
= Unimplemented
Figure 4-2. IRQ Status and Control Register (ISCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com