| поискавой системы для электроныых деталей |
|
BLUENRG-2 датащи(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
BLUENRG-2 датащи(HTML) 35 Page - STMicroelectronics |
|
35 / 190 page ![]() BlueNRG-2 Functional details DocID030675 Rev 2 35/190 This mode enables the monitoring of the temperature by means of an internal sensor, with the following voltage to temperature conversion: ��������������������(°����) = ������������ ∗ (�������������������� − ( ������������������������ ��������_16(������������) ) ∗ ����������������) + �������������������������������� With: ADCRAW is the value ADC_CONV[31:16]. FS_16(OSR) is the full scale factor for ADCRAW it depends on the oversampling ratio (OSR): FS_16(32) = FS_16(64) = 35442 FS_16(100) = FS_16(200) = 41260 VREF represents the digital core power supply, equals to 2*VDD1V2 = 2.4. Vbias is 0.6 V. KTC is 401 OFFSETTC is -267 °C To ensure an accurate temperature reading, average the value over several reads. 3.6.3 ADC registers ADC peripheral base address (ADC_BASE_ADDR) 0x40800000. Table 31: ADC registers Address offset Name RW Reset Description 0x00 CTRL RW 0x00000000 ADC control register. Refer to the detailed description below. 0x04 CONF RW 0x0000000C ADC configuration register. Refer to the detailed description below. 0x08 IRQSTAT R 0x00000000 IRQ masked status register. Refer to the detailed description below. 0x0C IRQMASK RW 0x0000000F It sets the mask for ADC interrupt. Refer to the detailed description below. 0x14 DATA_CONV R 0x00000000 Result of the conversion in two complement format. 0x18 OFFSET RW 0x00000000 Offset for correction of converted data 0x20 SR_REG RW 0x00000000 ADC status register. Refer to the detailed description below. 0x24 THRESHOLD_HI RW 0xFFFFFFFF High threshold for window comparator 0x28 THRESHOLD_LO RW 0x00000000 Low threshold for window comparator Table 32: ADC - CTRL register description: address offset ADC_BASE_ADDR+0x00 Bit Field name Reset RW Description 0 ON 0x0 RW Starts ADC analog subsystem. This bit must be set before starting a conversion. 0: ADC is OFF. 1: ADC is ON. 1 CALEN 0x0 RW Enables the calibration phase when set to 1. This bit is cleared and the calibration is disabled by setting the RSTCALEN bit. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |