BLUENRG-2 datasheet(64/190 Pages) STMICROELECTRONICS

64 / 190 page

Functional details

BlueNRG-2

64/190

DocID030675 Rev 2

Bit

Field name

Reset

Description

SOD

0x0

Slave mode output disable (slave mode only).

0: SPI can drive the MISO signal in slave mode.

1: SPI must not drive the MISO signal in slave mode.

In multiple slave system, it is possible for a SPI master to

broadcast a message to all slaves in the system while

ensuring only one slave drives data onto the serial output line

MISO.

5:4

RENDN

0x0

Receive endian format.

00b: The element is received MSByte-first and MSbit-first.

01b: The element is received LSByte-first and MSbit-first.

10b: The element is received MSByte-first and LSbit-first.

11b: The element is received LSByte-first and LSbit-first.

The cases 00b and 11b are set for data frame size from 4 to

32 bits. The cases 01b and 10b are set only for data frame

size 16, 24 and 32 bits.

MWAIT

0x0

MicroWire wait state bit enable:

0: No wait state

1: One wait state

9:7

RXIFLSEL

0x0

Receive interrupt FIFO level select. This bit field selects the

trigger points to receive FIFO interrupt:

000b: RX FIFO contains 1 element or more.

001b: RX FIFO contains 4 elements or more.

010b: RX FIFO contains 8 elements or more.

Others: Reserved.

12:10

TXIFLSEL

0x0

Transmit interrupt FIFO level select. This bit field selects the

trigger points to transmit FIFO interrupt:

000b: TX FIFO contains 1 element or more.

001b: TX FIFO contains 4 elements or more.

010b: TX FIFO contains 8 elements or more.

Others: Reserved.

RESERVED

0x0

RESERVED

17:14

MSPIWAIT

0x0

Motorola SPI Wait mode. This value is used to insert a wait

state between frames.

19:18

TENDN

0x0

Transmit endian format.

00b: The element is transmitted MSByte-first and MSbit-first.

01b: The element is transmitted LSByte-first and MSbit-first.

10b: The element is transmitted MSByte-first and LSbit-first.

11b: The element is transmitted LSByte-first and LSbit-first.

The cases 00b and 11b are set for data frame size from 4 to

32 bits. The cases 01b and 10b are set only for data frame

size 16, 24 and 32 bits.

RESERVED

0x0

RESERVED

DATAINDEL

0x0

Data input delay.

0: No delay is inserted in data input.

1: A delay of 2 clock cycles is inserted in the data input path.

31:22

RESERVED

0x0

RESERVED

BLUENRG-2 датащи(PDF) 64 Page - STMicroelectronics

BLUENRG-2 датащи(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL