поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

BLUENRG-2 датащи(PDF) 65 Page - STMicroelectronics

номер детали BLUENRG-2
подробное описание детали  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 датащи(HTML) 65 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 61Page - STMicroelectronics BLUENRG-2 Datasheet HTML 62Page - STMicroelectronics BLUENRG-2 Datasheet HTML 63Page - STMicroelectronics BLUENRG-2 Datasheet HTML 64Page - STMicroelectronics BLUENRG-2 Datasheet HTML 65Page - STMicroelectronics BLUENRG-2 Datasheet HTML 66Page - STMicroelectronics BLUENRG-2 Datasheet HTML 67Page - STMicroelectronics BLUENRG-2 Datasheet HTML 68Page - STMicroelectronics BLUENRG-2 Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 190 page
background image
BlueNRG-2
Functional details
DocID030675 Rev 2
65/190
Table 58: SPI - DR register description: address offset SPI_BASE_ADDR+0x08
Bit
Field
name
Reset
RW
Description
31:0
DATA
0x0
RW
Transmit/Receive data:
Read: RX FIFO is read.
Write: TX FIFO is written.
Data must be right-justified when a data size of less than 32-bit is
programmed. Unused bits are ignored by the transmit logic. The
receive logic automatically right-justifies data.
Table 59: SPI - SR register description: address offset SPI_BASE_ADDR+0x0C
Bit
Field name
Reset
RW
Description
0
TFE
0x1
R
Transmit FIFO empty:
0: TX FIFO is not empty.
1: TX FIFO is empty.
1
TNF
0x1
R
Transmit FIFO not full:
0: TX FIFO is full.
1: TX FIFO is not full.
2
RNE
0x0
R
Receive FIFO not empty:
0: RX FIFO is empty.
1: RX FIFO is not empty.
3
RFF
0x0
R
Receive FIFO full:
0: RX FIFO is not full.
1: RX FIFO is full.
4
BSY
0x0
R
SPI busy flag:
0: SPI is idle.
1: SPI is currently transmitting and/or receiving a frame or the
TX FIFO is not empty.
31:5
RESERVED
0x0
R
RESERVED
Table 60: SPI - CPSR register description: address offset SPI_BASE_ADDR+0x10
Bit
Field name
Reset
RW
Description
7:0
CPSDVSR
0x0
RW
Clock prescaler divisor. It must be an even number from 2 to
254. The value is used to generate the transmit and receive bit
rate of the SPI. The bit rate is:
FSSPCLK / [CPSDVR x (1+SCR)]
where SCR is a value from 0 to 255, programmed through the
SSP_CR0 register.
31:8
RESERVED
0x0
R
RESERVED
Table 61: SPI - IMSC register description. Address offset SPI_BASE_ADDR+0x14.
Bit
Field name
Reset
RW
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com