| поискавой системы для электроныых деталей |
|
BLUENRG-2 датащи(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
BLUENRG-2 датащи(HTML) 84 Page - STMicroelectronics |
|
84 / 190 page ![]() Functional details BlueNRG-2 84/190 DocID030675 Rev 2 Table 87: UART - IFLS register description: address offset UART_BASE_ADDR+0x34 Bit Field name Reset RW Description 2:0 TXIFLSEL 0x2 RW Transmit interrupt FIFO level select. This bit field selects the trigger points for TX FIFO interrupt: 000b: Interrupt when FIFO ≥ 1/64 empty. 001b: Interrupt when FIFO ≥ 1/32 empty. 010b: Interrupt when FIFO ≥ 1/16 empty. 011b: Interrupt when FIFO ≥ 1/8 empty. 100b: Interrupt when FIFO ≥ 1/4 empty. 101b: Interrupt when FIFO ≥ 1/2 empty. 110b: Interrupt when FIFO ≥ 3/4 empty. 5:3 RXIFLSEL 0x2 RW Receive interrupt FIFO level select. This bit field selects the trigger points for RX FIFO interrupt: 000b: Interrupt when FIFO ≥ 1/64 full. 001b: Interrupt when FIFO ≥ 1/32 full. 010b: Interrupt when FIFO ≥ 1/16 full. 011b: Interrupt when FIFO ≥ 1/8 full. 100b: Interrupt when FIFO ≥ 1/4 full. 101b: Interrupt when FIFO ≥ 1/2 full. 110b: Interrupt when FIFO ≥ 3/4 full. 31:6 RESERVED 0x0 R RESERVED Table 88: UART - IMSC register description: address offset UART_BASE_ADDR+0x38 Bit Field name Reset RW Description 0 RESERVED 0x0 R RESERVED 1 CTSMIM 0x0 RW Clear to send modem interrupt mask. On a read, the current mask for the CTSMIM interrupt is returned. 0: Clears the mask (interrupt is disabled). 1: Sets the mask (interrupt is enabled). 3:2 RESERVED 0x0 R RESERVED 4 RXIM 0x0 RW Receive interrupt mask. On a read, the current mask for the RXIM interrupt is returned. 0: Clears the mask (interrupt is disabled). 1: Sets the mask (interrupt is enabled). 5 TXIM 0x0 RW Transmit interrupt mask. On a read, the current mask for the TXIM interrupt is returned. 0: Clears the mask (interrupt is disabled). 1: Sets the mask (interrupt is enabled). 6 RTIM 0x0 RW Receive timeout interrupt mask. On a read, the current mask for the RTIM interrupt is returned. 0: Clears the mask (interrupt is disabled). 1: Sets the mask (interrupt is enabled). 7 FEIM 0x0 RW Framing error interrupt mask. On a read, the current mask for the FEIM interrupt is returned. 0: Clears the mask (interrupt is disabled). 1: Sets the mask (interrupt is enabled). |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |