поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

BLUENRG-2 датащи(PDF) 80 Page - STMicroelectronics

номер детали BLUENRG-2
подробное описание детали  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 датащи(HTML) 80 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 76Page - STMicroelectronics BLUENRG-2 Datasheet HTML 77Page - STMicroelectronics BLUENRG-2 Datasheet HTML 78Page - STMicroelectronics BLUENRG-2 Datasheet HTML 79Page - STMicroelectronics BLUENRG-2 Datasheet HTML 80Page - STMicroelectronics BLUENRG-2 Datasheet HTML 81Page - STMicroelectronics BLUENRG-2 Datasheet HTML 82Page - STMicroelectronics BLUENRG-2 Datasheet HTML 83Page - STMicroelectronics BLUENRG-2 Datasheet HTML 84Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 190 page
background image
Functional details
BlueNRG-2
80/190
DocID030675 Rev 2
Bit
Field name
Reset
RW
Description
7
TXFE
0x1
R
Transmit FIFO empty. If the FIFO is disabled (bit FEN = 0b),
this bit is set when the transmit holding register is empty. If the
FIFO is enabled (FEN = 1b), the TXFE bit is set when the
transmit FIFO is empty.
8
RESERVED
0x0
R
RESERVED
9
DCTS
0x1
R
Delta Clear To Send. This bit is set CTS changes since the
last read of the FR register.
12:10
RESERVED
0x7
R
RESERVED
13
RTXDIS
0x0
R
Remote Transmitter Disabled (software flow control). This bit
indicates an Xoff character was sent to the remote transmitter
to stop it after the received FIFO has passed over its trigger
limit. This bit is cleared when a Xon character is sent to the
remote transmitter.
31:14
RESERVED
0x0
R
RESERVED
Table 82: UART - LCRH_RX register description: address offset UART_BASE_ADDR+0x1C
Bit
Field name
Reset
RW
Description
0
RESERVED
0x0
R
RESERVED
1
PEN_RX
0x0
RW
RX parity enable:
0: Parity disabled.
1: Parity enabled.
2
EPS_RX
0x0
RW
RX even parity selection, when the parity is enabled.
0: Odd parity generation and checking is performed during
reception, which check for an odd number of 1s in data and
parity bits.
1: Even parity generation and checking is performed during
reception, which check for an even number of 1s in data and
parity bits.
3
STP2_RX
0x0
RW
RX two stop bits select. This bit enables the check for two stop
bits being received:
0: 1 stop bit received.
1: 2 stop bits received.
4
FEN_RX
0x0
RW
RX enable FIFOs. This bit enables/disables the receive RX
FIFO buffer:
0: RX FIFO is disabled (character mode).
1: RX FIFO is enabled.
6:5
WLEN_RX
0x0
RW
RX Word length. This bit field indicates the number of data bits
received in a frame as follows:
00b: 5 bits.
01b: 6 bits.
10b: 7 bits.
11b: 8 bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com